MAXIMUM RATINGS

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V _{CEO}	100	Vdc
Collector-Base Voltage	V _{CB}	100	Vdc
Emitter-Base Voltage	V _{EB}	5	Vdc
Collector Current Continuous Peak	I _C	6 10	Adc
Base Current	I _B	2	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	20 0.16	W W/°C
Total Power Dissipation (Note 1) @ T _A = 25°C Derate above 25°C	P _D	1.75 0.014	W W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	6.25	°C/W
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{\theta JA}$	71.4	°C/W

^{1.} These ratings are applicable when surface mounted on the minimum pad sizes recommended.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector–Emitter Sustaining Voltage (Note 2) $(I_C = 30 \text{ mAdc}, I_B = 0)$	V _{CEO(sus)}	100	-	Vdc
Collector Cutoff Current (V _{CE} = 60 Vdc, I _B = 0)	I _{CEO}	-	50	μAdc
Collector Cutoff Current (V _{CE} = 100 Vdc, V _{EB} = 0)	Ices	-	10	μAdc
Emitter Cutoff Current (V _{BE} = 5 Vdc, I _C = 0)	I _{EBO}	-	0.5	mAdc
ON CHARACTERISTICS (Note 2)				
DC Current Gain (I _C = 0.3 Adc, V _{CE} = 4 Vdc) (I _C = 3 Adc, V _{CE} = 4 Vdc)	h _{FE}	30 15	- 75	
Collector–Emitter Saturation Voltage (I _C = 6 Adc, I _B = 600 mAdc)	V _{CE(sat)}	-	1.5	Vdc
Base-Emitter On Voltage (I _C = 6 Adc, V _{CE} = 4 Vdc)	V _{BE(on)}	-	2	Vdc
DYNAMIC CHARACTERISTICS				
Current Gain – Bandwidth Product (Note 3) (I_C = 500 mAdc, V_{CE} = 10 Vdc, f_{test} = 1 MHz)	f _T	3	-	MHz
Small–Signal Current Gain ($I_C = 0.5$ Adc, $V_{CE} = 10$ Vdc, $f = 1$ kHz)	h _{fe}	20	_	

^{2.} Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.

ORDERING INFORMATION

Device	Package Type	Package	Shipping [†]
MJD41CRLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD41CT4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD41CT4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
MJD42CG	DPAK (Pb-Free)	369C	75 Units / Rail
MJD42C1G	DPAK-3 (Pb-Free)	369D	75 Units / Rail
MJD42CRLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
NJVMJD42CRLG	DPAK (Pb-Free)	369C	1,800 / Tape & Reel
MJD42CT4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel
NJVMJD42CT4G	DPAK (Pb-Free)	369C	2,500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{3.} $f_T = |h_{fe}| \cdot f_{test}$.

TYPICAL CHARACTERISTICS




Figure 1. Power Derating

Figure 2. Switching Time Test Circuit

Figure 6. Turn-Off Time

V_{CC} +30 V

 R_C

O SCOPE




Figure 3. DC Current Gain

Figure 5. "On" Voltages

 $T_J = 25^{\circ}C$ $T_{.I} = 25^{\circ}C$ 3 $V_{CC} = 30 \text{ V}$ 1.6 2 $I_C/I_B = 10$ $I_{B1} = I_{B2}$ V, VOLTAGE (VOLTS) 1.2 t, TIME (µs) 0.7 0.5 0.8 $V_{CE(sat)} @ I_C/I_B = 10$ 0.3 0.2 $V_{BE} @ V_{CE} = 4 V$ 0.4 0.1 $V_{BE(sat)} @ I_C/I_B = 10$ 0.07 0.05 0.06 0.1 0.2 0.3 0.4 0.6 0.06 0.1 0.4 0.6 6 IC, COLLECTOR CURRENT (AMP) IC, COLLECTOR CURRENT (AMP)

http://onsemi.com




Figure 7. Collector Saturation Region

Figure 8. Capacitance




Figure 9. Thermal Response





Figure 10. Maximum Forward Bias Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 10 is based on $T_{J(pk)} = 150^{\circ} C$; T_{C} is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} \leq 150^{\circ} C$. $T_{J(pk)}$ may be calculated from the data in Figure 9. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE D



NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- MENSIONS DS., LS BITUZ...
 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PI ANF H

_					
	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
O	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
ø	0.090 BSC		2.29 BSC		
I	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74	4 REF	
L2	0.020 BSC		0.51 BSC		
LЗ	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

STYLE 1: PIN 1. BASE 2. COLLECTOR

3. EMITTER 4. COLLECTOR


SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

IPAK CASE 369D-01 ISSUE C





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87 1.0	
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 1:

PIN 1. BASE

- 2. COLLECTOR
- 3 FMITTER
- 4. COLLECTOR

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fig.: 303-075-2175 or 800-344-3860 foil Free USA/Canad Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative