


## **Ordering Information**

Part Number	Configuration	Package	Junction Temp. Range <sup>(1)</sup>	Lead Finish
MIC4126YME	Dual Inverting	EPAD 8-lead SOIC	–40° to +125°C	Pb-Free
MIC4126YMME	Dual Inverting	EPAD 8-lead MSOP	–40° to +125°C	Pb-Free
MIC4126YML	Dual Inverting	8-lead MLF	–40° to +125°C	Pb-Free
MIC4127YME	Dual Non-inverting	EPAD 8-lead SOIC	–40° to +125°C	Pb-Free
MIC4127YMME	Dual Non-inverting	EPAD 8-lead MSOP	–40° to +125°C	Pb-Free
MIC4127YML	Dual Non-inverting	8-lead MLF	–40° to +125°C	Pb-Free
MIC4128YME	Inverting + Non-inverting	EPAD 8-lead SOIC	–40° to +125°C	Pb-Free
MIC4128YMME	Inverting + Non-inverting	EPAD 8-lead MSOP	–40° to +125°C	Pb-Free
MIC4128YML	Inverting + Non-inverting	8-lead MLF	–40° to +125°C	Pb-Free

## **Pin Configuration**







## **Pin Description**

Pin Number	Pin Name	Pin Function	
1, 8	NC	Not internally connected	
2	INA	Control Input A: TTL/CMOS compatible logic input	
3	GND	Ground	
4	INB	Control Input B: TTL/CMOS compatible logic input.	
5	OUTB	Output B: CMOS totem-pole output.	
6	V <sub>S</sub>	Supply Input: +4.5V to +20V	
7	OUTA	Output A: CMOS totem-pole output.	
EP	GND	Ground, backside pad.	

## Absolute Maximum Ratings (1)

Supply Voltage (V <sub>S</sub> )	+24V
Input Voltage (V <sub>IN</sub> )	$V_S$ + 0.3V to GND – 5V
Junction Temperature (T <sub>J</sub> )	150°C
Storage Temperature	65°C to +150°C
Lead Temperature (10 sec.)	300°C
ESD Rating, Note 3	

# Operating Ratings (2)

Supply Voltage (V <sub>S</sub> )	+4.5V to +20V		
Temperature Range (T <sub>J</sub> )	40°C to +125°C		
Package Thermal Resistance			
3X3 MLF™ θ <sub>JA</sub>	60°C/W		
EPAD MSOP-8L $\theta_{JA}$	60°C/W		
EPAD SOIC-8L θ <sub>JA</sub>	58°C/W		

## Electrical Characteristics (4)

 $4.5 \text{V} \le \text{V}_{\text{S}} \le 20 \text{V}$ ; Input voltage slew rate >1V/ $\mu$ s; C<sub>OUT</sub> = 1000pF. T<sub>A</sub> = 25°C, **bold** values indicate full specified temperature range; unless noted.

Symbol	Parameter	Condition	Min	Тур	Max	Units
Input						
V <sub>IH</sub>	Logic 1 Input Voltage		2.4 <b>2.4</b>	1.4 <b>1.6</b>		V
V <sub>IL</sub>	Logic 0 Input Voltage			1.1 <b>1.3</b>	0.8 <b>0.8</b>	V
I <sub>IN</sub>	Input Current	$0 \le V_{IN} \le V_{S}$	-1		1	μΑ
Output		•			•	
V <sub>OH</sub>	High Output Voltage		V <sub>S</sub> -0.025			V
V <sub>OL</sub>	Low Output Voltage				0.025	V
R <sub>O</sub>	Output Resistance	I <sub>OUT</sub> = 10mA, V <sub>S</sub> = 20V		6 <b>8</b>	10 <b>12</b>	Ω
I <sub>PK</sub>	Peak Output Current			1.5		Α
I	Latch-Up Protection	Withstand reverse current	>200			mA
Switching	Time		·			
$t_R$	Rise Time	Test Figure 1		13 <b>20</b>	30 <b>40</b>	ns
t <sub>F</sub>	Fall Time	Test Figure 1		15 <b>18</b>	25 <b>40</b>	ns
t <sub>D1</sub>	Delay Time	Test Figure 1		37 <b>43</b>	50 <b>60</b>	ns
t <sub>D2</sub>	Delay Time	Test Figure 1		40 <b>45</b>	60 <b>70</b>	ns
Power Su	pply	•				
Is	Power Supply Current	V <sub>INA</sub> = V <sub>INB</sub> = 3.0V		1.4 <b>1.5</b>	4.5 <b>8</b>	mA
I <sub>S</sub>	Power Supply Current	$V_{INA} = V_{INB} = 0.0V$		0.18 <b>0.19</b>	0.4 <b>0.6</b>	mA

#### Notes:

- 1. Exceeding the absolute maximum rating may damage the device.
- 2. The device is not guaranteed to function outside its operating rating.
- 3. Devices are ESD sensitive. Handling precautions recommended. Human body model:  $1.5k\Omega$  in series with 100pF.
- 4. Specification for packaged product only.

## **Test Circuit**




Figure 1a. Inverting Configuration




Figure 1b. Inverting Timing




Figure 2a. Non-inverting Configuration








Figure 2b. Non-inverting Timing


### **Typical Characteristics**
































### **Application Information**

#### **Supply Bypassing**

Large currents are required to charge and discharge large capacitive loads quickly. For example, changing a 1000pF load by 16V in 25ns requires 0.8A from the supply input.

To guarantee low supply impedance over a wide frequency range, parallel capacitors are recommended for power supply bypassing. Low-inductance ceramic MLC capacitors with short lead lengths (< 0.5") should be used. A 1.0 $\mu$ F film capacitor in parallel with one or two 0.1 $\mu$ F ceramic MLC capacitors normally provides adequate bypassing.

#### Grounding

When using the inverting drivers in the MIC4126 or MIC4128, individual ground returns for the input and output circuits or a ground plane are recommended for optimum switching speed. The voltage drop that occurs between the driver's ground and the input signal ground, during normal high-current switching, will behave as negative feedback and degrade switching speed.

The E-pad and MLF packages have an exposed pad under the package. It's important for good thermal performance that this pad is connected to a ground plane.

#### **Control Input**

Unused driver inputs must be connected to logic high (which can be  $V_S$ ) or ground. For the lowest quiescent current (< 500 $\mu$ A), connect unused inputs-to-ground. A logic-high signal will cause the driver to draw up to 9mA.

The control input voltage threshold is approximately 1.5V. The control input recognizes 1.5V up to  $V_S$  as a logic high and draws less than  $1\mu A$  within this range.

#### **Power Dissipation**

Power dissipation should be calculated to make sure that the driver is not operated beyond its thermal ratings. Quiescent power dissipation is negligible. A practical value for total power dissipation is the sum of the dissipation caused by the load and the transition power dissipation ( $P_L + P_T$ ).

#### Load Dissipation

Power dissipation caused by continuous load current (when driving a resistive load) through the driver's output resistance is:

$$P_L = I_L^2 R_O$$

For capacitive loads, the dissipation in the driver is:


$$P_L = f C_L V_S^2$$

#### Transition Dissipation

In applications switching at a high frequency, transition power dissipation can be significant. This occurs during switching transitions when the P-channel and N-channel output FETs are both conducting for the brief moment when one is turning on and the other is turning off.


$$P_T = 2 f V_S Q$$

Charge (Q) is read from the following graph:




**Crossover Energy Loss per Transition** 


## **Package Information**




#### 8-Pin Exposed Pad SOIC (M)




8-Pin Exposed Pad MSOP (MM)





BOTTOM VIEW



SIDE VIEW

8-Pin MLF (ML)

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use.

Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2004 Micrel, Incorporated.