Table of Contents
1. GENERAL DESCRIPTION
2. FEATURES
3. BLOCK DIAGRAM4
4. PIN CONFIGURATION
5. PIN DESCRIPTION
6. FUNCTIONAL DESCRIPTION
6.1. Detailed Description10
6.2. Serial Peripheral Interface (SPI) Description10
6.2.1 OPCODES
6.2.2 SPI Diagrams
6.2.3 SPI Control and Output Registers14
7. TIMING DIAGRAMS
8. ABSOLUTE MAXIMUM RATINGS18
8.1. Operating Conditions19
9. ELECTRICAL CHARACTERISTICS
9.1. Parameters For Packaged Parts
9.2. Parameters For Die22
9.3. SPI AC Parameters
10. TYPICAL APPLICATION CIRCUIT24
11. PACKAGING AND DIE INFORMATION27
11.1. 28-Lead 300-Mil Plastic Small Outline IC (SOIC)27
11.2. 28-Lead 600-Mil Plastic Dual Inline Package (PDIP)
11.3. Die Information29
12. ORDERING INFORMATION
13. VERSION HISTORY
Important Notice

## 1. GENERAL DESCRIPTION

The ISD4002 ChipCorder<sup>®</sup> series provides high-quality, 3-volt, single-chip record/playback solutions for 2- to 4-minute messaging applications ideally for cellular phones and other portable products. The CMOS-based devices include an on-chip oscillator, anti-aliasing filter, smoothing filter, AutoMute<sup>®</sup> feature, audio amplifier, and high density multilevel Flash memory array. The ISD4002 series is designed to be used in a microprocessor- or microcontroller-based system. Address and control are accomplished through a Serial Peripheral Interface (SPI) or Microwire Serial Interface to minimize pin count.


Recordings are stored into the on-chip Flash memory cells, providing zero-power message storage. This unique single-chip solution utilizes Nuvoton's patented multilevel storage technology. Voice and audio signals are directly stored onto memory array in their natural form, providing high-quality voice reproduction.

### 2. FEATURES


- Single-chip voice record/playback solution
- Single 3 volt supply
- Low-power consumption
  - Operating current:
    - $I_{CC_Play} = 15 \text{ mA} (typical)$
    - I<sub>CC\_Rec</sub> = 25 mA (typical)
  - □ Standby current:
    - Icc\_standby = 1 µA (typical)
- Single-chip durations of 120, 150, 180, and 240 seconds
- High-quality, natural voice/audio reproduction
- AutoMute feature provides background noise attenuation
- No algorithm development required
- Micorcontroller SPI or Microwire™ Serial Interface
- Fully addressable to handle multiple messages
- Non-volatile message storage
- 100K record cycles (typical)
- 100-year message retention (typical)
- On-chip clock source
- Power consumption controlled by SPI or Microwire control register
- Available in die, PDIP, and SOIC
- Packaged type: Lead-Free
- Temperature:
  - Commercial (die): 0°C to +50°C
  - Commercial (packaged units): 0°C to +70°C
  - Industrial (packaged units): -40°C to +85°C

ISD4002

## 3. BLOCK DIAGRAM



## 4. PIN CONFIGURATION




#### 5. PIN DESCRIPTION

PIN NAME	PIN #	FUNCTION			
	SOIC / PDIP				
SS	1	Slave Select: This input, when LOW, will select the ISD4002 device.			
MOSI	2	<b>Master Out Slave IN</b> : This is the serial input to the ISD4002 device when it is configured as slave. The master microcontroller places data on the MOSI line one half-cycle before the rising edge of SCLK for clocking into the device.			
MISO	3	<b>Master In Slave Out</b> : This is the serial output of the ISD4002 device. This output goes into a high-impedance state if the device is not selected.			
V <sub>SSA</sub> / V <sub>SSD</sub>	11, 12, 23 / 4	<b>Ground</b> : The ISD4002 series utilizes separate analog and digital ground busses. The analog ground (V <sub>SSA</sub> ) pins should be tied together as close as possible and connected through a low-impedance path to power supply ground. The digital ground (V <sub>SSD</sub> ) pin should be connected through a separate low-impedance path to power supply ground. These ground paths should be large enough to ensure that the impedance between the V <sub>SSA</sub> pins and the V <sub>SSD</sub> pin is less than 3 $\Omega$ . The backside of the die is connected to V <sub>SS</sub> through the substrate. For chip-on-board design, the die attach area must be connected to V <sub>SS</sub> or left floating.			
NC	5-10, 15, 19- 22	Not connected			
AUD OUT <sup>[1]</sup>	13	Audio Output: This pin provides an audio output of the stored data and is recommended be AC coupled. It is capable of driving a 5 K $\Omega$ impedance R <sub>EXT</sub> .			
AM CAP	14	AutoMute <sup>™</sup> Feature: The AutoMute feature only applies for playback operation and helps to minimize noise (with 6 dB of attenuation) when there is no signal (i.e. during periods of silence). A 1 μF capacitor to ground is recommended to connect to the AM CAP pin. This capacitor becomes a part of an internal peak detector which senses the signal amplitude. This peak level is compared to an internally set threshold to determine the AutoMute trip point. For large signals, the AutoMute attenuation is set to 0 dB automatically but 6 dB of attenuation occurs for silence. The 1 μF capacitor also affects the rate at which the AutoMute feature changes with the signal amplitude (or the attack time). The AutoMute feature can be disabled by connecting the AM CAP pin directly to V <sub>CCA</sub> .			


<sup>&</sup>lt;sup>[1]</sup> The AUD OUT pin is always at 1.2 volts when the device is powered up. When in playback, the output buffer connected to this pin can drive a load as small as 5 K $\Omega$ . When in record, a resistor connects AUD OUT to the internal 1.2-volt analog ground supply. This resistor is approximately 850 K $\Omega$ , but will vary somewhat according to the sample rate of the device. This relatively high impedance allows this pin to be connected to an audio bus without loading it down.

PIN NAME	PIN #	FUNCTION
	SOIC / PDIP	
ANA IN-	16	<b>Inverting Analog Input</b> : This pin transfers the signal into the device during recording via differential-input mode. In this differential-input mode, a 16 mVp-p maximum input signal should be capacitively coupled to ANA IN- for optimal signal quality, as shown in Figure 1: ANA IN Modes. This capacitor value should be equal to that used on ANA IN+ pin. The input impedance at ANA IN- is normally 56 K $\Omega$ . In the single-ended mode, ANA IN- should be capacitively coupled to V <sub>SSA</sub> through a capacitor equal to that used on the ANA IN+ pin.
ANA IN+	17	<b>Non-Inverting Analog Input</b> : This pin is the non-inverting analog input that transfers the signal to the device for recording. The analog input amplifier can be driven single ended or differentially. In the single-ended input mode, a 32 mVp-p (peak-to-peak) maximum signal should be capacitively connected to this pin for optimal signal quality. The external capacitor associated with ANA IN+ together with the 3 K $\Omega$ input impedance are selected to give cutoff at the low frequency end of the voice passband. In the differential-input mode, the maximum input signal at ANA IN+ should be 16 mVp-p capacitively coupled for optimal signal quality. The circuit connections for the two modes are shown in Figure 1.
Vcca / Vccd	18 / 27	<b>Supply Voltage</b> : To minimize noises, the analog and digital circuits in the ISD4002 devices use separate power busses. These +3V busses are brought out to separate pins and should be tied together as close to the supply as possible. In addition, these supplies should be decoupled as close to the package as possible.
RAC	24	<b>Row Address Clock</b> : This is an open drain output that provides the signal of a ROW with a 200 ms period for 8 KHz sampling frequency. (This represents a single row of memory) This signal stays HIGH for 175 ms and stays LOW for 25 ms when it reaches the end of a row. The RAC pin stays HIGH for 109.37 µsec and stays LOW for 15.63 µsec in Message Cueing mode (see Message Cueing section for detailed description). Refer to the AC Parameters table for RAC timing information at other sample rates. When a record command is first initiated, the RAC pin remains HIGH for an extra T <sub>RACL</sub> period. This is due to the need of loading the internal sample and hold circuits in the device. This pin can be used for message management techniques. A pull-up resistor is required to connect to other device.

PIN NAME	PIN #			FUNCTION			
	SOIC / PDIP						
INT	25	<b>Interrupt</b> : This is an open drain output pin. This pin goes LOW and stays LOW when an Overflow (OVF) or End of Message (EOM) marker is detected. Each operation that ends with an EOM or OVF will generate an interrupt. The interrupt will be cleared the next time an SPI cycle is initiated. The interrupt status can also be read by an $R_{INT}$ instruction. A pull-up resistor is required to connect to other device. <i>Overflow Flag (OVF)</i> – The Overflow flag indicates that the end of memory has been reached during a record or playback operation. <i>End of Message (EOM)</i> – The End of Message flag is set only during playback operation when an EOM is found. There are eight EOM flag position options per row.					
XCLK	26	<b>External Clock Input</b> : The ISD4002 series is configured at the factory with an internal sampling clock frequency centered to $\pm 1$ percent of specification. The frequency is then maintained to a variation of $\pm 2.25$ percent over the entire commercial temperature and operating voltage ranges. The internal clock has a $-6/+4$ percent tolerance over the industrial temperature and voltage ranges. A regulated power supply is recommended for industrial temperature range parts. If greater precision is required, the device can be clocked through the XCLK pin as follows:					
			Part Number Sample Rate Required Clock				
			ISD4002-120	8.0 kHz	1024 kHz		
			ISD4002-150	6.4 kHz	819.2 kHz		
			ISD4002-180	5.3 kHz	682.7 kHz		
			ISD4002-240 4.0 kHz 512 kHz				
		These recommended clock rates should not be varied because the anti- aliasing and smoothing filters are fixed. Otherwise, aliasing problems can occur if the sample rate differs from the one recommended. The duty cycle on the input clock is not critical, as the clock is immediately divided by two. If the XCLK is not used, this input must be connected to ground.					
SCLK	28	<b>Serial Clock</b> : This is the input clock to the ISD4002 device. It is generated by the master device (typically microcontoller) and is used to synchronize the data transfer in and out of the device through the MOSI and MISO lines, respectively. Data is latched into the ISD4002 on the rising edge of SCLK and shifted out of the device on the falling edge of SCLK.					







## FIGURE 2: RAC TIMING WAVEFORM DURING NORMAL OPERATION

(example of 8KHz sampling rate)

## 6. FUNCTIONAL DESCRIPTION

#### **6.1. DETAILED DESCRIPTION**

#### Audio Quality

The Nuvoton's ISD4002 ChipCorder<sup>®</sup> series is offered at 8.0, 6.4, 5.3 and 4.0 kHz sampling frequencies, allowing the user a choice of speech quality options. Increasing the sampling frequency will produce better sound quality, but affects duration. Please refer to Table 1: Product Summary for details.

Analog speech samples are stored directly into on-chip non-volatile memory without the digitization and compression associated with other solutions. Direct analog storage provides higher quality reproduction of voice, music, tones, and sound effects than other solid-state solutions.

#### Duration

The ISD4002 Series is a single-chip solution with 120, 150, 180, and 240 seconds duration.

Part Number	Duration (Seconds)	Sample Rate (kHz)	Typical Filter Pass Band (kHz) *
ISD4002-120	120	8.0	3.4
ISD4002-150	150	6.4	2.7
ISD4002-180	180	5.3	2.3
ISD4002-240	240	4.0	1.7

#### TABLE 1: PRODUCT SUMMARY OF ISD4002 SERIES

\* This is the –3dB point. This parameter is not checked during production testing and may vary due to process variations and other factors. Therefore, the customer should not rely upon this value for testing purposes.

### **Flash Storage**

The ISD4002 series utilizes on-chip Flash memory, providing zero-power message storage. The message is retained for up to 100 years typically without power. In addition, the device can be re-recorded typically over 100,000 times.

### **Memory Architecture**

The ISD4002 series contains a total of 960K Flash memory cells, which is organized as 600 rows of 1,600 cells each.

#### **Microcontroller Interface**

A four-wire (SCLK, MOSI, MISO & SS) SPI interface is provided for controlling and addressing functions. The ISD4002 is configured to operate as a peripheral slave device, with a microcontrollerbased SPI bus interface. Read and write operations are controlled through this SPI interface. An interrupt signal (INT) and internal read only Status Register are provided for handshake purposes.

#### Programming

The ISD4002 series is also ideal for playback-only applications, where single- or multiple-messages playback is controlled through the SPI port. Once the desired message configuration is created, duplicates can easily be generated via a programmer.

#### 6.2. SERIAL PERIPHERAL INTERFACE (SPI) DESCRIPTION

May 21, 2020

The ISD4002 series operates via SPI serial interface with the following protocol.

First, the data transfer protocol assumes that the microcontroller's SPI shift registers are clocked on the falling edge of the SCLK. However, for the ISD4002, the protocols are as follows:

- 1. All serial data transfers begin with the falling edge of SS pin.
- 2. SS is held LOW during all serial communications and held HIGH between instructions.
- 3. Data is clocked in on the rising edge of the SCLK signal and clocked out on the falling edge of the SCLK signal, with LSB first.
- 4. Playback and record operations are initiated when the device is enabled by asserting the SS pin LOW, shifting in an opcode and an address data to the ISD4002 device (refer to the Opcode Summary in the following page).
- 5. The opcodes contain <11 address bits> and <5 control bits>.
- 6. Each operation that ends with an EOM or Overflow will generate an interrupt. The Interrupt will be cleared the next time a SPI cycle is initiated.
- 7. As Interrupt data is shifted out of the MISO pin, control and address data are simultaneously shifted into the MOSI pin. Care should be taken such that the data shifted in is compatible with current system operation. Because it is possible to read an interrupt data and start a new operation within the same SPI cycle.
- 8. An operation begins with the RUN bit set and ends with the RUN bit reset.
- 9. All operations begin after the rising edge of SS.

## 6.2.1 OPCODES

The available Opcodes are summarized as follows:

## **TABLE 2: OPCODE SUMMARY**

	Ор	Codes		
Instructions	Address (11 bits) <a0 0="" a9,="" –=""></a0>	Control bits (5 bits) C0 C1 C2 C3 C4	Descriptions	
POWERUP	<xxxxxxxxxxxx></xxxxxxxxxxxx>	0 0 1 0 0	Power-Up: Device will be ready for an operation after $T_{PUD}$ .	
SETPLAY	<a0 0="" a9,="" –=""></a0>	0 0 1 1 1	Initiates playback from address <a0-a9>.</a0-a9>	
PLAY		0 1 1 1 1	Playback from the current address (until EOM or OVF).	
SETREC	<a0 0="" a9,="" –=""></a0>	0 0 1 0 1	Initiates a record operation from address <a0-a9>.</a0-a9>	
REC		0 1 1 0 1	Records from current address until OVF is reached or Stop command is sent.	
SETMC	<a0 0="" a9,="" –=""></a0>	10111	Initiates Message Cueing (MC) from address <a0- A9&gt;.</a0- 	
MC <sup>[2]</sup>		1 1 1 1 1	Performs a Message Cueing from current location. Proceeds to the end of message (EOM) or enters OVF condition if no more messages are present.	
STOP	<xxxxxxxxxxx></xxxxxxxxxxx>	0 1 1 X 0	Stops the current operation.	
STOPPWRDN	<xxxxxxxxxxxxx< td=""><td>X 1 0 X 0</td><td>Stops the current operation and enters into standby (power-down) mode.</td></xxxxxxxxxxxxx<>	X 1 0 X 0	Stops the current operation and enters into standby (power-down) mode.	
RINT <sup>[3]</sup>	<xxxxxxxxxxx></xxxxxxxxxxx>	0 1 1 X 0	Read Interrupt status bits: Overflow and EOM.	

Notes:

C0 = Message cueing

C1 = Ignore address bit

C2 = Master power control

C3 = Record or playback operation


C4 = Enable or disable an operation

<sup>[2]</sup> Message Cueing can be selected only at the beginning of a playback operation.

<sup>&</sup>lt;sup>[3]</sup> As the Interrupt data is shifted out of the ISD4002, control and address data are being shifted in. Care should be taken such that the data shifted in is compatible with current system operation. It is possible to read interrupt data and start a new operation at the same time. See Figures 5 - 8 for references.



## 6.2.2 SPI Diagrams



The following diagram describes the SPI port and the control bits associated with it.




FIGURE 4: SPI PORT

## 6.2.3 SPI Control and Output Registers

The SPI control register provides control of individual device functions such as play, record, message cueing, power-up and power-down, start and stop operations, and ignore address pointers.

Control Bit	Control	Bit	Device Function
	Register		
CO	MC		Message Cueing function
	=	1	Enable Message Cueing
	=	0	Disable Message Cueing
C1	IAB <sup>[4]</sup>		Ignore Address bit
	=	1	Ignore input address register (A0-A9)
	=	0	Use the input address register (A0-A9)
C2	PU		Power Up bit
	=	1	Power-Up
	=	0	Power-Down
	P/R		
C3	=		Playback or Record bit
	=	1	Play
		0	Record
C4	RUN		Enable or Disable an operation
	=	1	Start
	=	0	Stop
Address Bits	A0-A9		Input address register

### TABLE 3: SPI CONTROL REGISTERS

### TABLE 4: SPI OUTPUT REGISTERS

Output Bits	Description
OVF	Overflow
EOM	End-of-Message
P0-P9	Output of the row pointer register

<sup>&</sup>lt;sup>[4]</sup> When IAB (Ignore Address Bit) is set to 0, a playback or record operation starts from address (A0-A9). For consecutive playback or record, IAB should be changed to a 1 before the end of that row (see RAC timing). Otherwise the ISD4002 will repeat the operation from the same row address. For memory management, the Row Address Clock (RAC) signal and IAB can be used to move around the memory segments.

### **Message Cueing**

Message cueing (MC) allows the user to skip through messages, without knowing the actual physical location of the messages. It will stop when an EOM marker is reached. Then, the internal address counter will point to the next message. Also, it will enter into OVF condition when it reaches the end of memory. In this mode, the messages are skipped 1,600 times faster than the normal playback mode.

## **Power-Up Sequence**

The ISD4002 will be ready for an operation after power-up command is sent and followed by the  $T_{PUD}$  timing (25 ms for 8 KHz sampling rate). Refer to the AC timing table for other  $T_{PUD}$  values with respect to different sampling rates.

The following sequences are recommended for optimized Record and Playback operations.

#### Record Mode

- 1. Send POWERUP command.
- 2. Wait T<sub>PUD</sub> (power-up delay).
- 3. Send POWERUP command.
- 4. Wait 2 x  $T_{PUD}$  (power-up delay).
- 5. a). Send SETREC command with address xx, or
- b). Send REC command (recording from current location).
- 6. Send STOP command to stop recording.
- 7. Wait TSTOP/PAUSE.

For 5.a), the device will start recording at address xx and will generate an interrupt when an overflow (end of memory array) is reached, if no STOP command is sent before that. Then, it will automatic stop recording operation.


#### Playback Mode

- 1. Send POWERUP command
- 2. Wait T<sub>PUD</sub> (power-up delay)
- 3. a). Send SETPLAY command with address xx, or
  - b). Send PLAY command (playback from current location).
- 4. a). Send STOP command to halt the playback operation, or
  - b). Wait for playback operation to stop automatically, when an EOM or OVF is reached.
- 5. Wait TSTOP/PAUSE.


For 3.a), the device will start playback at address xx and it will generate an interrupt when an EOM or OVF is reached. It will then stop playback operation.

ISD4002

## 7. TIMING DIAGRAMS



## FIGURE 5: TIMING DIAGRAM



## FIGURE 6: 8-BIT COMMAND FORMAT







FIGURE 7: 16-BIT COMMAND FORMAT



## FIGURE 8: PLAYBACK/RECORD AND STOP CYCLE

## 8. ABSOLUTE MAXIMUM RATINGS

#### TABLE 5: ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)

CONDITIONS	VALUES
Junction temperature	150ºC
Storage temperature range	-65°C to +150°C
Voltage applied to any pin	(V <sub>SS</sub> –0.3V) to (V <sub>CC</sub> +0.3V)
Voltage applied to any pin (Input current limited to $\pm 20$ mA)	(Vss –1.0V) to (Vcc +1.0V)
Voltage applied to MOSI, SCLK, and $\overline{SS}$ pins (Input current limited to ±20mA)	(Vss -1.0V) to 5.5V
Lead temperature (soldering – 10 seconds)	300°C
Vcc – Vss	-0.3V to +7.0V

#### TABLE 6: ABSOLUTE MAXIMUM RATINGS (DIE)

CONDITIONS	VALUES
Junction temperature	150ºC
Storage temperature range	-65°C to +150°C
Voltage applied to any pad	(Vss –0.3V) to (Vcc +0.3V)
Voltage applied to any pad (Input current limited to $\pm 20$ mA)	(Vss –1.0V) to (Vcc +1.0V)
Voltage applied to MOSI, SCLK, and $\overline{SS}$ pins (Input current limited to ±20mA)	(V <sub>SS</sub> –1.0V) to 5.5V
V <sub>CC</sub> – V <sub>SS</sub>	-0.3V to +7.0V

Note: Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.

## 8.1. OPERATING CONDITIONS

## TABLE 7: OPERATING CONDITIONS (PACKAGED PARTS)

CONDITION	VALUE
Commercial operating temperature range (Case temperature)	0°C to +70°C
Industrial operating temperature (Case temperature)	-40°C to +85°C
Supply voltage (Vcc) <sup>[1]</sup>	+2.7V to +3.3V
Ground voltage (Vss) [2]	0V

## TABLE 8: OPERATING CONDITIONS (DIE)

CONDITION	VALUE
Commercial operating temperature range	0°C to +50°C
Supply voltage (Vcc) <sup>[1]</sup>	+2.7V to +3.3V
Ground voltage (Vss) [2]	0V

## 9. ELECTRICAL CHARACTERISTICS

9.1. PARAMETERS FOR PACKAGED PARTS

PARAMETER	SYMBOL	<b>MIN</b> <sup>[2]</sup>	<b>TYP</b> <sup>[1]</sup>	<b>MAX</b> <sup>[2]</sup>	UNITS	CONDITIONS
Input Low Voltage	VIL			V <sub>CC</sub> x 0.2	V	
Input High Voltage	Vih	Vcc x 0.8			V	
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 10 μA
RAC, INT Output Low Voltage	Vol1			0.4	V	l <sub>o∟</sub> =1 mA
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> x 0.4			V	I <sub>OH</sub> = -10 µА
V <sub>cc</sub> Current (Operating) - Playback - Record	Icc		15 25	30 40	mA mA	R <sub>EXT</sub> = ∞ <sup>[3]</sup> R <sub>EXT</sub> = ∞ <sup>[3]</sup>
Vcc Current (Standby)	Isb		1	10	μA	[3] [4]
Input Leakage Current	lıL			±1	μA	
MISO Tristate Current	Інz		1	10	μA	
Output Load Impedance	R <sub>EXT</sub>	5			KΩ	
ANA IN+ Input Resistance	RANA IN+	2.2	3.0	3.8	KΩ	
ANA IN- Input Resistance	RANA IN-	40	56	71	KΩ	
ANA IN+ or ANA IN- to AUD OUT Gain	Aarp	20	23	26	dB	1 KHz sinewave input <sup>[5]</sup>

## **TABLE 9: DC PARAMETERS**

Notes:

<sup>[1]</sup> Typical values @  $T_A = 25^{\circ}C$  and  $V_{CC} = 3.0V$ .

- <sup>[2]</sup> All Min/Max limits are guaranteed by Nuvoton via electronical testing or characterization. Not all specifications are 100 percent tested.
- $^{[3]}$   $\,$   $\,$  V\_{CCA} and V\_{CCD} connected together.
- $^{[4]}$  SS = V\_{CCA} = V\_{CCD}, XCLK = MOSI = V\_{SSA} = V\_{SSA} and all other pins floating.
- <sup>[5]</sup> Measured with AutoMute feature disabled.

			TYP <sup>[1]</sup>	MAX <sup>[2]</sup>		
CHARACTERISTIC	SYMBOL	MIN <sup>[2]</sup>	TYP	WAX	UNITS	CONDITIONS
Sampling Frequency	Fs					[5]
ISD4002-120			8.0		KHz	[5]
ISD4002-150			6.4		KHz	[5]
ISD4002-180			5.3		KHz	[5]
ISD4002-240			4.0		KHz	
Filter Pass Band	Fcf					3 dB Roll-Off
ISD4002-120			3.4		KHz	Point <sup>[3][7]</sup>
ISD4002-150			2.7		KHz	
ISD4002-180			2.3		KHz	
ISD4002-240			1.7		KHz	
Record Duration	TREC					[6]
ISD4002-120			120		sec	[6]
ISD4002-150			150		sec	[6]
ISD4002-180			180		sec	[6]
ISD4002-240			240		sec	[6]
Playback Duration	TPLAY					101
ISD4002-120			120		sec	[6]
ISD4002-150			150		sec	[6]
ISD4002-180			180		sec	[6]
ISD4002-240			240		sec	[6]
Power-Up Delay	Tpud					
ISD4002-120			25		msec	
ISD4002-150			31.25		msec	
ISD4002-180			37.5		msec	
ISD4002-240			50		msec	
Stop or Pause in Record or Play	TSTOP					
ISD4002-120	or		50		msec	
ISD4002-150			62.5		msec	
ISD4002-180	TPAUSE		75		msec	
ISD4002-240			100		msec	
RAC Clock Period	T <sub>RAC</sub>		000			[10]
ISD4002-120			200		msec	[10]
ISD4002-150			250		msec	[10]
ISD4002-180			300		msec	[10]
ISD4002-240			400		msec	[10]
RAC Clock Low Time	TRACL		25			
ISD4002-120			25		msec	
ISD4002-150			31.25		msec	
ISD4002-180			37.5		msec	
ISD4002-240			50		msec	
RAC Clock Period in Message	TRACM					
Cueing Mode ISD4002-120			105		11000	
ISD4002-120 ISD4002-150			125 156.3		µsec	
					µsec	
ISD4002-180			187.5 250		µsec	
ISD4002-240 RAC Clock Low Time in	├ <u></u> ┳		200		µsec	
Message Cueing Mode	TRACML					
			15 62		11000	
ISD4002-120			15.63		µsec	
ISD4002-150 ISD4002-180			19.53 23.44		µsec	
ISD4002-180 ISD4002-240					µsec	
	TUD		31.25	2	µsec	
Total Harmonic Distortion	THD		1		%	@ 1 KHz sinewave
ANA IN Input Voltage	Vin			32	mV	Peak-to-Peak <sup>[4][8][9]</sup>

## TABLE 10: AC PARAMETERS (Packaged Parts)

#### Notes:

- <sup>[1]</sup> Typical values @  $T_A = 25^{\circ}C$ ,  $V_{CC} = 3.0V$  and timing measurement at 50%.
- <sup>[2]</sup> All Min/Max limits are guaranteed by Nuvoton via electrical testing or characterization. Not all specifications are 100 percent tested.
- <sup>[3]</sup> Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)
- <sup>[4]</sup> Single-ended input mode. In the differential input mode, V<sub>IN</sub> maximum for ANA IN+ and ANA IN- is 16 mVp-p.
- <sup>[5]</sup> Sampling Frequency can vary as much as ±2.25 percent over the commercial temperature and voltage ranges, and -6/+4 percent over the industrial temperature and voltage ranges. For greater stability, an external clock can be utilized (see Pin Descriptions)
- <sup>[6]</sup> Playback and Record Duration can vary as much as ±2.25 percent over the commercial temperature and voltage ranges, and –6/+4 percent over the industrial temperature and voltage ranges. For greater stability, an external clock can be utilized (see Pin Descriptions)
- <sup>[7]</sup> Filter specification applies to the antialiasing filter and the smoothing filter. Therefore, from input to output, expect a 6 dB drop by nature of passing through both filters.
- <sup>[8]</sup> The typical output voltage will be approximately 450 mVp-p with V<sub>IN</sub> at 32 mVp-p.
- <sup>[9]</sup> For optimal signal quality, this maximum limit is recommended.
- <sup>[10]</sup> When a record command is sent,  $T_{RAC} = T_{RAC} + T_{RACL}$  on the first row address.

#### 9.2. PARAMETERS FOR DIE

PARAMETERS [6]	SYMBOL	<b>MIN</b> <sup>[2]</sup>	<b>TYP</b> <sup>[1]</sup>	<b>MAX</b> <sup>[2]</sup>	UNITS	CONDITIONS
Vcc Current (Operating)	Icc					
-Playback			15	30	mA	R <sub>EXT</sub> = ∞ <sup>[3]</sup>
-Record			25	40	mA	$R_{EXT} = \infty$ <sup>[3]</sup>
Vcc Current (Standby)	I <sub>SB</sub>		1	10	μA	[3] [4]
Total Harmonic Distortion	THD		1	2	%	@ 1 KHz sinewave
ANA IN+ or ANA IN- to AUD OUT Gain	A <sub>ARP</sub>	20	23	26	dB	[5]

### TABLE 11: DC PARAMETERS

#### Notes:

- <sup>[1]</sup> Typical values @  $T_A = 25^{\circ}C$  and  $V_{CC} = 3.0V$ .
- <sup>[2]</sup> All Min/Max limits are guaranteed by Nuvoton via electrical testing or characterization. Not all specifications are 100 percent tested.
- $^{[3]}$   $\,$  V\_{CCA} and V\_{CCD} connected together.
- $^{[4]}$  SS = V<sub>CCA</sub> = V<sub>CCD</sub>, XCLK = MOSI = V<sub>SSA</sub> = V<sub>SSA</sub> and all other pins floating.
- <sup>[5]</sup> Measured with AutoMute feature disabled.
- <sup>[6]</sup> The test coverage for die is limited to room temperature testing. The test conditions may differ from that of packaged parts.

#### 9.3. SPI AC PARAMETERS


PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	CONDITIONS
SS Setup Time	T <sub>SSS</sub>	500			nsec	
SS Hold Time	TSSH	500			nsec	
Data in Setup Time	T <sub>DIS</sub>	200			nsec	
Data in Hold Time	Тын	200			nsec	
Output Delay	T <sub>PD</sub>			500	nsec	
Output Delay to HighZ <sup>[2]</sup>	T <sub>DF</sub>			500	nsec	
SS HIGH	Tssmin	1			µsec	
SCLK High Time	TSCKhi	400			nsec	
SCLK Low Time	T <sub>SCKlow</sub>	400			nsec	
CLK Frequency	Fo			1,000	KHz	

## TABLE 12: AC PARAMETERS<sup>[1]</sup>

Notes:

 $^{[1]}$  Typical values @  $T_A$  = 25°C,  $V_{CC}$  = 3.0V and timing measurement at 50%.

<sup>[2]</sup> Tri-state test condition.



ISD4002

## **10. TYPICAL APPLICATION CIRCUIT**

These application examples are for illustration purposes only. Nuvoton makes no representation or warranty that such application will be suitable for production. Make sure all bypass capacitors are as close as possible to the package.





FIGURE 9: APPLICATION EXAMPLE USING SPI



Downloaded from Arrow.com.





FIGURE 11: APPLICATION EXAMPLE USING SPI PORT ON MICROCONTROLLER

ISD4002

## ISD4002

## **11.PACKAGING AND DIE INFORMATION**

11.1. 28-LEAD 300-MIL PLASTIC SMALL OUTLINE IC (SOIC)




		INCHES		MILLIMETERS			
	Min	Nom	Max	Min	Nom	Max	
Α	0.701	0.706	0.711	17.81	17.93	18.06	
В	0.097	0.101	0.104	2.46	2.56	2.64	
С	0.292	0.296	0.299	7.42	7.52	7.59	
D	0.005	0.009	0.0115	0.127	0.22	0.29	
Е	0.014	0.016	0.019	0.35	0.41	0.48	
F		0.050			1.27		
G	0.400	0.406	0.410	10.16	10.31	10.41	
Н	0.024	0.032	0.040	0.61	0.81	1.02	

Note: Lead coplanarity to be within 0.004 inches.




## 11.2. 28-LEAD 600-MIL PLASTIC DUAL INLINE PACKAGE (PDIP)



		INCHES		MILLIMETERS			
	Min	Nom	Max	Min	Nom	Max	
А	1.445	1.450	1.455	36.70	36.83	36.96	
B1		0.150			3.81		
B2	0.065	0.070	0.075	1.65	1.78	1.91	
C1	0.600		0.625	15.24		15.88	
C2	0.530	0.540	0.550	13.46	13.72	13.97	
D			0.19			4.83	
D1	0.015			0.38			
Е	0.125		0.135	3.18		3.43	
F	0.015	0.018	0.022	0.38	0.46	0.56	
G	0.055	0.060	0.065	1.40	1.52	1.62	
Н		0.100			2.54		
J	0.008	0.010	0.012	0.20	0.25	0.30	
S	0.070	0.075	0.080	1.78	1.91	2.03	
q	0°		15°	0°		15°	

ISD4002

#### 11.3. DIE INFORMATION



Notes:

- <sup>[1]</sup> The backside of die is internally connected to V<sub>SS</sub>. It **MUST NOT** be connected to any other potential or damage may occur.
- <sup>[2]</sup> Die thickness is subject to change, please contact Nuvoton as this thickness may change in the future.
- <sup>[3]</sup> Double bond is recommended if treated as one single pad.

## ISD4002 SERIES PAD COORDINATIONS


(with respect to die center)

Pad	Pad Description	X Axis (μm)	Υ Axis (μm)	
V <sub>SSA</sub>	Analog Ground	1885.7	2606.7	
RAC	Row Address Clock	1483.8	2606.7	
INT	Interrupt	794.8	2606.7	
XCLK	External Clock Input	564.8	2606.7	
V <sub>CCD</sub>	Digital Power Supply	384.9	2606.7	
V <sub>CCD</sub>	Digital Power Supply	169.5	2606.7	
SCLK	Slave Clock	-14.7	2606.7	
SS	Slave Select	-198.1	2606.7	
MOSI	Master Out Slave In	-1063.7	2606.7	
MISO	Master In Slave Out	-1325.6	2606.7	
Vssd	Digital Ground	-1665.3	2606.7	
VSSD	Digital Ground	-1836.9	2606.7	
V <sub>SSA</sub> <sup>[1]</sup>	Analog Ground	-1943.1	-2607.4	
V <sub>SSA</sub> <sup>[1]</sup>	Analog Ground	-1853.1	-2607.4	
V <sub>SSA</sub>	Analog Ground	-1599.9	-2607.4	
AUD OUT	Audio Output	281.9	-2607.4	
AM CAP	AutoMute	577.3	-2607.4	
ANA IN-	Inverting Analog Input	1449.3	-2607.4	
ANA IN+	Noninverting Analog Input	1603.5	-2607.4	
VCCA <sup>[1]</sup>	Analog Power Supply	1853.5	-2607.4	
VCCA <sup>[1]</sup>	Analog Power Supply	1943.8	-2607.4	

Note:

<sup>[1]</sup> Double bond recommended if treated as one pad.

## **12.ORDERING INFORMATION**



When ordering the devices, please refer to the following valid ordering numbers and contact the local Nuvoton Sales Representatives for availability.

Туре	Duration	120 secor	nds	150 secor	150 seconds		180 seconds		240 seconds	
	Package	Part #	Order #	Part #	Order #	Part #	Order #	Part #	Order #	
	Die	ISD4002-120X	I4212X	ISD4002-150X	I4215X	ISD4002-180X	I4218X	ISD4002-240X	I4224X	
96	PDIP	ISD4002-120PY	I4212PY	ISD4002-150PY	I4215PY	ISD4002-180PY	I4218PY	ISD4002-240PY	I4224PY	
Id-Fre	SOIC	ISD4002-120SY	14212SY	ISD4002-150SY	I4215SY	ISD4002-180SY	I4218SY	ISD4002-240SY	I4224SY	
Lead-		ISD4002-120SYI	14212SYI	ISD4002-150SYI	14215SYI	ISD4002-180SYI	14218SYI	ISD4002-240SYI	14224SYI	

For the latest product information, access Nuvoton worldwide website at http://www.nuvoton.com

## **13. VERSION HISTORY**

VERSION	DATE	DESCRIPTION
0	Jun, 2000	Initial version
1	Sep, 2003	Reformat the document.         Add note for typical filter pass band.         Add memory architecture description.         Remove all CSP info.         Revise RAC timing parameter for MC.         Revise AutoMute: playback only.         Revise SPI, opcodes sections, record & playback steps.         Rename T <sub>RACLO</sub> to T <sub>RACL</sub> .         Revise DC & AC parameters tables for die.         Revise die information: pad opening and (x,y) coordinates.
1.1	Mar, 2005	Figures 9-11: revise V <sub>CCA</sub> and V <sub>CCD</sub> pin #. Add lead-free parts. Revise AM CAP name in block diagram. Update table no. for AC parameter. Revise the Ordering information. Revise disclaim section.
1.2	Apr, 2005	Standardize disclaim section.
1.3	Oct, 2005	Revise Packaging information.
1.4	May, 2007	Remove the leaded package option Remove the extended temperature option Update the external clock description Revise Ordering Information section
1.41	Oct 16, 2008	Change Logo. MISO is not open drain.
1.5	May 21, 2020	Update Document Format Remove TSOP Support



#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.