



PIN CONFIGURATION (1M x 8 Low Power) 48-pin mini BGA (B) (9mm x 11mm)

44-pin TSOP (Type II)





PIN DESCRIPTIONS

A0-A19	Address Inputs
CS1	Chip Enable 1 Input
CS2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
NC	No Connection
V _{DD}	Power
GND	Ground





TRUTH TABLE

Mode	WE	CS1	CS2	ŌĒ	I/O Operation	VDD Current	
Not Selected	Х	Н	Х	Х	High-Z	ISB1, ISB2	
(Power-down)	Χ	Χ	L	X	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	Н	High-Z	Icc	
Read	Н	L	Н	L	D оит	Icc	
Write	L	L	Н	Х	Din	Icc	

OPERATING RANGE (VDD)

Range A	mbient Temperature	1.65V - 2.2V	2.4V - 3.6V
Commercial	0°C to +70°C	IS62WV10248DALL (55ns)	IS62WV10248DBLL (55ns)*
Industrial	-40°C to +85°C	IS62WV10248DALL (55ns)	IS62WV10248DBLL (55ns)*
Automotive	-40°C to +125°C	IS65WV10248DALL (70ns)	IS65WV10248DBLL (55ns)

^{*}When operated in the range for 3.3V ± 5% or when operated in the temperature range of 0°C to 70°C, the device meets 45ns.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	5	pF
Соит	Output Capacitance	Vout = 0V	7	pF

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
 Test conditions: TA = 25°C, f = 1 MHz, VDD = 3.0V.





ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.2 to VDD+0.3	V
TBIAS	Temperature Under Bias	-40 to +125	°C
VDD	VDD Related to GND	-0.2 to +3.8	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.0	W

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	V _{DD}	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.65-2.2V	1.4	_	V
		IOH = -1 mA	2.4-3.6V	1.8	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA	1.65-2.2V	_	0.2	V
		IoL = 1 mA	2.4-3.6V	_	0.4	V
VIH	Input HIGH Voltage		1.65-2.2V	1.4	$V_{DD} + 0.2$	V
	,		2.4-3.6V	2.0	$V_{DD} + 0.3$	V
VIL ⁽¹⁾	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
			2.4-3.6V	-0.2	0.8	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$		– 1	1	μΑ
ILO	Output Leakage	$GND \leq Vout \leq Vdd$,	Outputs Disabled	– 1	1	μΑ

Notes:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min) = -2.0V AC (pulse width < 10ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max) = V_{DD} + 2.0V AC (pulse width < 10ns). Not 100% tested.



ACTEST CONDITIONS

Parameter	62WV10248DALL (Unit)	62WV10248DBLL (Unit)	
Input Pulse Level	0.4V to VDD-0.2	0.4V to VDD-0.3V	
Input Rise and Fall Times	5 ns	5ns	_
Input and Output Timing and Reference Level	Vref	Vref	
Output Load	See Figures 1 and 2	See Figures 1 and 2	

	62W10248DALL (1.65V - 2.2V)	62WV10248DBLL (2.4V - 3.6V)
R1(Ω)	3070	1029
R2(Ω)	3150	1728
VREF	0.9V	1.5V
Vтм	1.8V	3.0V

ACTEST LOADS




Figure 1




Figure 2





1.65V-2.2V, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 55	Max. 70	Unit	
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	20	20	mA	
	Supply Current	$IOUT = 0 \text{ mA}, f = f_{MAX}$	Ind.	25	25		
			Auto.	_	35		
			typ.(1)	1	0		
Icc1	Operating Supply	$V_{DD} = Max., \overline{CS1} = 0.2V$	Com.	4	4	mA	
	Current	$\overline{\text{WE}} = \text{V}_{DD} - 0.2\text{V}$	Ind.	4	4		
		$CS2 = V_{DD} - 0.2V$, $f = 1_{MHZ}$	Auto.	_	4		
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	20	20	μΑ	
	Current (CMOS Inputs)	$\overline{CS1} \geq V_{DD} - 0.2V$,	Ind.	40	40	•	
	, , ,	$CS2 \leq 0.2V$,	Auto.	_	90		
		$V_{IN} \ge V_{DD} - 0.2V$, or $V_{IN} \le 0.2V$, $f = 0$	typ. ⁽¹⁾	4	4		

Note:.

^{1.} Typical values are measured at $V_{DD} = 1.8V$, $T_A = 25$ °C and not 100% tested.





2.4V-3.6V, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Max. 45	Max. 55	Unit
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	20	17	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	25	22	
			Auto.	_	35	
			typ.(2)	10	0	
Icc1	Operating Supply	$V_{DD} = Max., \overline{CS1} = 0.2V$	Com.	5	5	mA
	Current	$\overline{\text{WE}} = V_{DD} - 0.2V$	Ind.	5	5	
		$CS2 = V_{DD} - 0.2V, f = 1_{MHZ}$	Аито.	_	5	
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	20	20	μΑ
	Current (CMOS Inputs)	$\overline{\text{CS1}} \geq \text{V}_{DD} - 0.2\text{V},$	Ind.	40	40	
	, , ,	$CS2 \leq 0.2V$,	Auto.	_	110	
		$\begin{array}{l} V_{\text{IN}} \geq \ V_{\text{DD}} - 0.2 V, \text{or} \\ V_{\text{IN}} \leq \ 0.2 V, f = 0 \end{array}$	typ. ⁽²⁾	4	1	

Note:

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. 2. Typical values are measured at V_{DD} = 3.0V, Ta = 25°C and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


		45 r	าร	55 n	S	70 r	ıs	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	45	_	55	_	70	_	ns
taa	Address Access Time	_	45	_	55	_	70	ns
tона	Output Hold Time	10	_	10	_	10	_	ns
tacs1/tacs2	CS1/CS2 Access Time	_	45	_	55	_	70	ns
t DOE	OE Access Time	_	20	_	25	_	35	ns
t HZOE ⁽²⁾	OE to High-Z Output	_	15	_	20	_	25	ns
tLZOE ⁽²⁾	OE to Low-Z Output	5	_	5	_	5	_	ns
thzcs1/thzcs2(2)	CS1/CS2 to High-Z Output	0	15	0	20	0	25	ns
tLZCS1/tLZCS2 ⁽²⁾	CS1/CS2 to Low-Z Output	10	_	10	_	10		ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to VDD-0.2V/0.4V to VDD-0.3V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS


READ CYCLE NO. 1^(1,2) (Address Controlled) $(\overline{CS1} = \overline{OE} = V_{IL}, CS2 = \overline{WE} = V_{IH})$





AC WAVEFORMS

READ CYCLE NO. 2^(1,3) ($\overline{CS1}$, CS2, \overline{OE} Controlled)



Notes

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CS1} = V_{IL}$. $CS2 = \overline{WE} = V_{IH}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CS1}}$ LOW and CS2 HIGH transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)


		45	ns	55	ns	70 r	าร	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	45	_	55	_	70	_	ns
tscs1/tscs	2 CS1/CS2 to Write End	35	_	45	_	60	_	ns
taw	Address Setup Time to Write End	35	_	45	_	60	_	ns
tна	Address Hold from Write End	0	_	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	0	_	ns
tPWE ⁽⁴⁾	WE Pulse Width	35	_	40	_	50	_	ns
tsp	Data Setup to Write End	20	_	25	_	30	_	ns
thd	Data Hold from Write End	0	_	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	20	_	20	_	30	ns
tLZWE ⁽³⁾	WE HIGH to Low-Z Output	5	_	5	_	5		ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to VDD-0.2V/0.4V to VDD-0.3V and output loading specified in Figure 1.
- 2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 4. $t_{PWE} > t_{HZWE} + t_{SD}$ when \overline{OE} is LOW.


AC WAVEFORMS

WRITE CYCLE NO. 1 ($\overline{CS1}/CS2$ Controlled, \overline{OE} = HIGH or LOW)






WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)



WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)






DATA RETENTION SWITCHING CHARACTERISTICS (1.65V - 3.6V)


Symbol	Parameter	Test Condition		Min.	Тур.*	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.4		3.6	٧
IDR	Data Retention Current	$V_{DD} = 1.4V, \overline{CS1} \ge V_{DD} - 0.2V$	Com. Ind. Auto.		4	20 40 95	μΑ
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
trdr	Recovery Time	See Data Retention Waveform		trc		_	ns

^{*} Typical Values are measured at VDD = 3V, TA = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CS1 Controlled)



DATA RETENTION WAVEFORM (CS2 Controlled)





ORDERING INFORMATION

IS62WV10248DALL (1.65V - 2.2V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV10248DALL-55TI	TSOP-II
	IS62WV10248DALL-55TLI	TSOP-II, Lead-free
	IS62WV10248DALL-55MI	mini BGA (9mmx11mm)
	IS62WV10248DALL-55MLI	mini BGA (9mmx11mm), Lead-free

IS62WV10248DBLL (2.4V - 3.6V) Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.	Package
55*	IS62WV10248DBLL-55TI	TSOP-II
	IS62WV10248DBLL-55TLI	TSOP-II, Lead-free
	IS62WV10248DBLL-55MI	mini BGA (9mmx11mm)
	IS62WV10248DBLL-55MLI	mini BGA (9mmx11mm), Lead-free

^{*}When operated in the range for 3.3V ± 5% or when operated in the temperature range of 0°C to 70°C, the device meets 45ns.

IS65WV10248DBLL (2.4V - 3.6V) Industrial Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV10248DBLL-55CTLA3	TSOP-II, Lead-free, Copper Lead-frame





Downloaded from **Arrow.com**.



