| Symbol | Parameter | Test Conditions | Min | Тур | Max | Units |
|----------------------------------------------------------|-------------------------------------------------------------------|---------------------------------------------------------------|----------|-----------------|------------------|----------------|
| Off Cha | aracteristics | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | 200 | | | V |
| ΔBV _{DSS} / ΔΤ _J | Breakdown Voltage Temperature Coefficient | I_D = 250 μA, Referenced to 25 | °C | 0.2 | | V/°C |
| I _{DSS} | Zero Gate Voltage Drain Current | V _{DS} = 200 V, V _{GS} = 0 V | | | 10 | μΑ |
| | | V _{DS} = 160 V, T _C = 125°C | | | 100 | μΑ |
| I _{GSSF} | Gate-Body Leakage Current, Forward | V _{GS} = 30 V, V _{DS} = 0 V | | | 100 | nA |
| I _{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$ | | | -100 | nA |
| On Cha | racteristics | | <u>.</u> | | | |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$ | 2.0 | | 4.0 | V |
| R _{DS(on)} | Static Drain-Source On-Resistance | V _{GS} =10 V, I _D =4.5 A | | 0.34 | 0.4 | Ω |
| 9 _{FS} | Forward Transconductance | V _{DS} = 40 V, I _D = 4.5 A (Note | e 4) | 7.05 | | S |
| C _{iss} C _{oss} C _{rss} | Input Capacitance Output Capacitance Reverse Transfer Capacitance | $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz | | 550 85 22 | 720 110 29 | pF pF pF |
| Switchi | ing Characteristics | | | | | |
| t _{d(on)} | Turn-On Delay Time | V 400 V I 0 0 A | | 11 | 30 | ns |
| t _r | Turn-On Rise Time | $V_{DD} = 100 \text{ V}, I_{D} = 9.0 \text{ A},$ | | 70 | 150 | ns |
| t _{d(off)} | Turn-Off Delay Time | $R_G = 25 \Omega$ | | 60 | 130 | ns |
| t _f | Turn-Off Fall Time | (Note | 4, 5) | 65 | 140 | ns |
| Q _q | Total Gate Charge | V _{DS} = 160 V, I _D = 9.0 A, | | 22 | 29 | nC |
| Q _{gs} | Gate-Source Charge | $V_{GS} = 100 \text{ V}, \text{ ID} = 0.07 \text{ V},$ | | 3.6 | | nC |
| Q _{gd} | Gate-Drain Charge | (Note | 4, 5) | 10.2 | | nC |
| | ource Diode Characteristics a | | | 1 | 1 | |
| l _S | Maximum Continuous Drain-Source Did | | | 9.0 | Α | |
| I _{SM} | Maximum Pulsed Drain-Source Diode F | | | 36 | Α | |
| V _{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0 \text{ V}, I_{S} = 9.0 \text{ A}$ | | | 1.5 | V |
| t _{rr} | Reverse Recovery Time | $V_{GS} = 0 \text{ V}, I_S = 9.0 \text{ A},$ | e 4) | 140 | | ns |
| Q_{rr} | Reverse Recovery Charge | $dI_F / dt = 100 A/\mu s$ (Note 4) | | 0.87 | | μC |

- 1. Repetitive Rating : Pulse width limited by maximum junction temp 2. L = 3mH, I_{AS} = 9.0A, V_{DD} = 50V, R_{G} = 25 Ω , Starting T_{J} = 25 Ω C 3. I_{SD} = 9.0A, di/dt \leq 300A/µs, V_{DD} \leq BV_{DSS}, Starting T_{J} = 25 Ω C 4. Pulse Test : Pulse width \leq 300 Ω , Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2002 Fairchild Semiconductor Corporation Rev. B, December 2002

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-1. Maximum Safe Operating Area for IRF630B




Figure 9-2. Maximum Safe Operating Area for IRFS630B




Figure 10. Maximum Drain Current vs Case Temperature

©2002 Fairchild Semiconductor Corporation Rev. B, December 2002

Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for IRF630B






Figure 11-2. Transient Thermal Response Curve for IRFS630B

©2002 Fairchild Semiconductor Corporation Rev. B, December 2002


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx™ | FACT™ | ImpliedDisconnect™ | PACMAN™ | SPM™ |
|--------------------------------------|---------------------|------------------------|--------------------------|-----------------------|
| ActiveArray™ | FACT Quiet series™ | ISOPLANAR™ | POP^{TM} | Stealth™ |
| Bottomless™ | FAST [®] | LittleFET™ | Power247™ | SuperSOT™-3 |
| CoolFET™ | FASTr™ | MicroFET™ | PowerTrench [®] | SuperSOT™-6 |
| $CROSSVOLT^{TM}$ | FRFET™ | MicroPak™ | QFET™ | SuperSOT™-8 |
| DOME™ | GlobalOptoisolator™ | MICROWIRE™ | QS TM | SyncFET™ |
| EcoSPARK™ | GTO™ | MSX™ | QT Optoelectronics™ | TinyLogic™ |
| E ² CMOS™ | HiSeC™ | MSXPro™ | Quiet Series™ | TruTranslation™ |
| EnSigna™ | I^2C^{TM} | OCX™ | RapidConfigure™ | UHC™ |
| Across the board. Around the world.™ | | OCXPro™ | RapidConnect™ | UltraFET [®] |
| The Power Franc | hise™ | OPTOLOGIC [®] | SILENT SWITCHER® | VCX TM |
| Programmable Ad | | OPTOPLANAR™ | SMART START™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |