

ABSOLUTE MAXIMUM RATINGS	ADC-815	ADC-825
Positive Supply Negative Supply Logic Supply Digital Inputs Analog Inputs	+7 +5.	8V 7V .5V

FUNCTIONAL SPECIFICATIONS

Typical at 25 °C, \pm 15V dc and \pm 5V dc supplies, unless otherwise noted.

INPUTS			
Analog Input Ranges, 1 Unipolar	0 to +5V, 0 to +10V, 0 to +20V		
Bipolar	±2.5V, ±5V, ±10V 1.34K 2.3K		
Start Conversion	+2V min. to +5.5V max. Positive Pulse 50 nsec. min. duration, 10 nsec. typ. rise and fall times. Positive Going Edge resets outputs to 0111 and sets EOC high. Negative going edge initiates conversion. Loading: 2 TTL loads.		
Bipolar Offset	Hold high (+5V) for bipolar operation, hold low (ground) for unipolar operation.		
OUTPUTS			
Parallel Output Data	9 parallel lines (8 binary bits plus MSB) V _{OUT} ("0")≤ +0.4V V _{OUT} ("1")≥ +2.4V		
Serial Output Data	Loading: 4 TL loads NRZ format successive Decision pulse output at internal clock rate generated during conversion. MSB first.		
Coding, Unipolar	Loading: 4 TTL loads . Straight Binary . Offset Binary, Two's . Complement		
EOC	. Conversion Status Signal. High ≥ +2.4V during conversion and reset periods. Low ≤ +0.4V when conversion complete.		
Clock Output	Loading: 4 TTL loads Internal clock pulse train of negative going pulses ² from +5V to 0V. Loading: 6 TTL loads		
PERFORMANCE			
Conversion Time ³ , max	8 bits		
Nonlinearity	. \(\pm \frac{1}{2} \) LSB max. . \(\pm \frac{1}{2} \) LSB max. . \(\pm \frac{1}{2} \) LSB max.		
Gain Tempco, 0°C to +70°C ⁴ Zero Drift Offset Tempco Long Term Stability	. ±150 µV/°C max. . ±15 ppm of FSR′°C Max. ⁵ . ± 0.02% year		
No Missing Codes	n, max ±0.06%/% Supply		


POWER REQUIREMENTS	
Analog Supply Logic Supply Power Dissipation	- 15V ± 0.5V at 15 mA max. + 5V + 0.25V at 100 mA max.
PHYSICAL/ENVIRONMENTAL	
Operating Temp. Range, MC	-55°C to +125°C -65°C to +150°C 24 pin Ceramic DIP 0.010 x 0.018 inch Kovar
FOOTNOTES: 1. Unused analog inputs must be grounded: 2. At 15.9 MHz for the ADC-815, 9.52 MHz 3. The conversion time temperature coeffic This tempoc is positive. 4. Doubles outside this temperature range. 5. FSR is Full Scale Range.	z for the ADC-825. ient for these converters is 0.15%/°C

TECHNICAL NOTES

- 1. The high operating speed of these converters requires that good high frequency board layout techniques be used. Leads from data outputs should be kept as short as possible, output leads longer than 1 inch (2.5 cm) require the use of an output register. Use of a ground plane is particularly important with high-speed data converters as it reduces high frequency noise and aids in decoupling analog signals from digital signals. Ground loop problems are avoided by connecting all grounds on the board to the ground plane. The basic configuration of the ground plane directly below the ADC-815 or ADC-825 is shown in the ground plane layout diagram. This layout should be modified after selection of analog input range to include unused analog inputs.
- Analog input leads should be as short and direct as possible.
 The use of shielded cable as an analog input lead will ensure isolation of analog signals from environmental interference.
 Unused analog inputs should be grounded.
- Applications of the ADC-815 and ADC-825 that require an input buffer amplifier may be satisfied by the use of DATEL's AM-1435, an ultra fast hybrid device featuring a maximum settling time of 85 nanoseconds.
- 4. Analog and digital supplies are internally bypassed to ground with 0.01 μF capacitors; however, it is recommended that the +15V, -15V and +5V supplies be additionally bypassed externally with 1 μF electrolytic capacitors as shown in the connection diagrams.
- 5. In the bipolar mode, two's complement output coding is available by using the MSB output (pin 16); offset binary coding is obtained by using the MSB output (pin 17). Unipolar operation requires use of the MSB output (pin 17) to achieve straight binary output coding.


- 6. Serial output data is available at pin 1 in standard NRZ format with the MSB appearing first. Coding is straight binary for unipolar operation or offset binary for bipolar operation. Synchronization of serial output data is achieved by use of the clock output (pin 13). Each data bit s valid when the clock output is high and appears in succession from the MSB at the second clock low to high transition to the LSB at the ninth clock low to high transition.
- Applications of these converters that require the use of a sample-hold may be satisfied by DATEL's model SHM-40, an ultra-fast hybrid unit featuring 40 nanosecond acquisition time and a ±2.5V input range.
- 8. These converters have a maximum power dissipation of 1.25W. The case-to-ambient thermal resistance for this package is approximately 33°C per watt. For operation in ambient temperatures exceeding +83°C, airliew of at least 400 linear feet per minute is recommended.

BASIC GROUND PLANE LAYOUT



THIS BASIC GROUND PLANE LAYOUT SHOULD BE MODIFIED BEFORE IMPLEMENTATION TO INCLUDE UNUSED ANALOG INPUTS.

TIMING DIAGRAM FOR ADC-815, ADC-825 OUTPUT: 10100001



CODING TABLES

UNIPOLAR OPERATION

BIPOLAR OPERATION

UNIPOLAR	OUTPUT CODING STRAIGHT BINARY	ANALOG INPUT		
SCALE		0 to +5V	D test 10V	Q to +20V
F.S 1 LSB	1111 1111	+4.980V	+9.961V	+19.9224
%FS	1100 0000	+3:750V	47.500V	+15.000V
% F.S.	1000 0000	+2:500V	+5.0000	+10.000V
X F.S.	0100 0000	+1.250V	+2.500M	+5.000V
1 LSB	0000 0001	+0.020V	+0.0399	+0.078V
0	0000 0000	0.0000	0.0000	0.0000


*FOR PARALLEL OF	SERIAL OUTPUT DATA
------------------	--------------------

BIPOLAR	OUTP	UT:QODING	INPUT	VOLTAGE	TANGE	ŀ
SCALE	OFFSET BINARY	TWO'S COMPLEMENT [®]	a±2.5V	±5V	±10V	
-F.S.+1 LSB	1100 0000 1000 0004 1000 0000 0100 0000	0000 0001 0000 0000 1100 0000 1000 0001	+2.480V +1.250V +0.020V 0.000V -1.250V -2.480V -2.500V			

NOTES: 1. FOR PARALLEL OR SERIAL OUTPUT DATA 2. FOR PARALLEL OUTPUT DATA ONLY



HIGH SPEED DATA SYSTEM



This diagram represents a high speed data system using DATEL's SHM-40 and ADC-815, with an output register, to drive a data bus. The Start Command is a 60 nsec wide, TTL-compatible pulse with a maximum frequency of 1.5 MHz. Upon receipt of a start command, the SHM-40 will track the input voltage and the ADC-815 will reset. On the trailing edge of the start command, the SHM-40 will hold the input and the ADC-815 will begin its conversion. On the leading edge of the next start command, the output data will be clocked out of the output three-state register. The ADC-815 is an 8-bit, 700 nsec, analog-to-digital converter. With this system, a ±2.5V input step can be acquired to 0.1% accuracy in 40 nsec and held to within 80 µV while the A/D conversion takes place. The SHM-40 can also be used with the DATEL's ADC-816, which will yield 10 bits of resolution.

ORDERING INFORMATION		
MODEL NO.	OPERATING TEMP. RANGE	
ADC-815MC ADC-815MM	0°C to +70°C -55°C to +125°C	
ADC-825MC ADC-825MM	0°C to +70°C -55°C to +125°C	
ACCESSORIES Part Number	Description	
DILS-3	Mating Socket, 24-pin socket	
For military devices DATEL.	compliant with MIL-STD-883, contact	