TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	
Timing Characteristics	
Timing Diagrams	9
Absolute Maximum Ratings	
ESD Caution	
Pin Configuration and Function Descriptions	
RMS Noise and Resolution Specifications	
Chop Enabled	
Chop Disabled	15
Typical Performance Characteristics	
On-Chip Registers	17
Communications Register	
Status Register	
Mode Register	19
Configuration Register	
Data Register	
ID Register	
IO Register	24
Offset Register	25

REVISION HISTORY

3/07—Rev. C to Rev. D

Changes to Specifications Endnote 1	7
Changes to Status Register Section	
Changes to Ordering Guide	36

10/06—Rev. B to Rev. C

Added AD7794 C-Grade PartUr	
	iversal
Changes to Specifications	3
Changes to Ordering Guide	36

6/06—Rev. A to Rev. B

Added AD7795	Universal
Changes to Features	1
Changes to Table 1	
Changes to RMS Noise and Resolution	
Specifications Section	
Changes to Table 19	
Changes to ADC Circuit Information Section	
Changes to Ordering Guide	

Full-Scale Register
ADC Circuit Information
Overview
Digital Interface
Circuit Description
Analog Input Channel
Instrumentation Amplifier
Bipolar/Unipolar Configuration
Data Output Coding
Burnout Currents
Excitation Currents
Bias Voltage Generator
Reference
Reference Detect
Reset
AV _{DD} Monitor
Calibration
Grounding and Layout
Applications Information
Flowmeter
Outline Dimensions
Ordering Guide

4/05—Rev. 0 to Rev. A

Changes to Absolute Maximum Ratings	9
Changes to Figure 21	
Changes to Data Output Coding Section	
Changes to Calibration Section	
Changes to Ordering Guide	

10/04—Revision 0: Initial Version

SPECIFICATIONS

 AV_{DD} = 2.7 V to 5.25 V, DV_{DD} = 2.7 V to 5.25 V, GND = 0 V, all specifications T_{MIN} to T_{MAX} , unless otherwise noted.

Parameter ¹	AD7794/AD7795	Unit	Test Conditions/Comments
CHOP ENABLED	1	1	
Output Update Rate	4.17 to 470	Hz nom	Settling time = 2/output update rate
No Missing Codes ²			
AD7794	24	Bits min	$f_{ADC} \leq 242 \text{ Hz}$
AD7795	16	Bits min	
Resolution			See the RMS Noise and Resolution Specifications section
RMS Noise and Update Rates			See the RMS Noise and Resolution Specifications section
Integral Nonlinearity	±15	ppm of FSR max	
Offset Error ³	±1	μV typ	
Offset Error Drift vs. Temperature ⁴	±10	nV/°C typ	
Full-Scale Error ^{3, 5}	±10	μV typ	
Gain Drift vs. Temperature⁴	±1	ppm/°C typ	Gain = 1 to 16, external reference
	±3	ppm/°C typ	Gain = 32 to 128, external reference
Power Supply Rejection	100	dB min	$AIN = 1 V/gain, gain \ge 4$, external reference
ANALOG INPUTS			
Differential Input Voltage Ranges	±VREF/gain	V nom	V _{REF} = REFIN(+) – REFIN(–), or internal reference, gain = 1 to 128
Absolute AIN Voltage Limits ²			
Unbuffered Mode	GND – 30 mV	V min	Gain = 1 or 2
	AV _{DD} + 30 mV	V max	
Buffered Mode	GND + 100 mV	V min	Gain = 1 or 2
	$AV_{DD} - 100 \text{ mV}$	V max	
In-Amp Active	GND + 300 mV	V min	Gain = 4 to 128
	AV _{DD} – 1.1	V max	
Common-Mode Voltage, V _{CM}	0.5	V min	VCM = (AIN(+) + AIN(-))/2, gain = 4 to 128
Analog Input Current			
Buffered Mode or In-Amp Active			
Average Input Current ²			
AD7794B/AD7795B	±1	nA max	Gain = 1 or 2, update rate < 100 Hz
	±250	pA max	Gain = 4 to 128, update rate < 100 Hz
	±1	nA max	AIN6(+)/AIN6(-)
AD7794C	±3	nA max	Gain = 1 or 2, update rate < 100 Hz
	±2	nA max	Gain = 4 to 128, update rate < 100 Hz
	±3	nA max	AIN6(+)/AIN6(-)
Average Input Current Drift	±2	pA/°C typ	
Unbuffered Mode			Gain = 1 or 2
Average Input Current	±400	nA/V typ	Input current varies with input voltage
Average Input Current Drift	±50	pA/V/°C typ	
Normal Mode Rejection ^{2, 6}			
Internal Clock			
@ 50 Hz, 60 Hz	65	dB min	80 dB typ, 50 ± 1 Hz, 60 ± 1 Hz, FS[3:0] = 1010
@ 50 Hz	80	dB min	90 dB typ, 50 ± 1 Hz, FS[3:0] = 1001
@ 60 Hz	90	dB min	100 dB typ, 60 ± 1 Hz, FS[3:0] = 1000
External Clock			
@ 50 Hz, 60 Hz	80	dB min	90 dB typ, 50 ± 1 Hz, 60 ± 1 Hz, FS[3:0] = 1010
@ 50 Hz	94	dB min	100 dB typ, 50 ± 1 Hz, FS[3:0] = 1001
@ 60 Hz	90	dB min	100 dB typ, 60 ± 1 Hz, FS[3:0] = 1000

Rev. D | Page 3 of 36

Parameter ¹	AD7794/AD7795	Unit	Test Conditions/Comments
Common-Mode Rejection			
AD7794B/AD7795B			
@ DC	100	dB min	AIN = 1 V/gain, gain ≥ 4
@ 50 Hz, 60 Hz ²	100	dB min	50 ± 1 Hz, 60 ± 1 Hz, FS[3:0] = 1010
@ 50 Hz, 60 Hz ²	100	dB min	50 ± 1 Hz, FS[3:0] = 1001; 60 ± 1 Hz, FS[3:0] = 1000
AD7794C			
@ DC	97	dB min	$AIN = 1 V/gain, gain \ge 4$
@ 50 Hz, 60 Hz ²	97	dB min	50 ± 1 Hz, 60 ± 1 Hz, FS[3:0] = 1010
@ 50 Hz, 60 Hz ²	97	dB min	50 ± 1 Hz, FS[3:0] = 1001; 60 ± 1 Hz, FS[3:0] = 1000
CHOP DISABLED			·
Output Update Rate	4.17 to 470	Hz nom	Settling time = 1/output update rate
No Missing Codes ²			
AD7794	24	Bits min	$f_{ADC} \le 123 \text{ Hz}$
AD7795	16	Bits min	
Resolution			See the RMS Noise and Resolution Specifications section
RMS Noise and Update Rates			See the RMS Noise and Resolution Specifications section
Integral Nonlinearity	±15	ppm of FSR	
		max	
Offset Error ³	±100/gain	μV typ	Without calibration
Offset Error Drift vs. Temperature ⁴	±100/gain	nV/°C typ	Gain = 1 to 16
	10	nV/°C typ	Gain = 32 to 128
Full-Scale Error ^{3, 5}	±10	μV typ	
Gain Drift vs. Temperature ⁴	±1	ppm/°C typ	Gain = 1 to 16, external reference
	±3	ppm/°C typ	Gain = 32 to 128, external reference
Power Supply Rejection	100	dB typ	AIN = 1 V/gain, gain \ge 4, external reference
ANALOG INPUTS		abtyp	
Differential Input Voltage Ranges	±V _{REF} /gain	V nom	V _{REF} = REFIN(+) – REFIN(–), or internal reference, gain = 1 to 128
Absolute AIN Voltage Limits ²			5
Unbuffered Mode	GND – 30 mV	V min	Gain = 1 or 2
	$AV_{DD} + 30 \text{ mV}$	V max	
Buffered Mode	GND + 100 mV	V min	Gain = 1 or 2
	AV _{DD} – 100 mV	V max	
In-Amp Active	GND + 300 mV	V min	Gain = 4 to 128
	$AV_{DD} - 1.1$	V max	
Common-Mode Voltage, V_{CM}	$0.2 + (gain/2 \times (AIN(+) - AIN(-)))$	V min	AMP – CM = 1, VCM = (AIN(+) + AIN(-))/2, gain = 4 to 128
	AV _{DD} – 0.2 – (gain/2 × (AIN(+) – AIN(–)))	V max	
Analog Input Current			
Buffered Mode or In-Amp Active			
Average Input Current ²			
AD7794B/AD7795B	±1	nA max	Gain = 1 or 2
	±250	pA max	Gain = 4 to 128
	±1	nA max	AIN6(+)/AIN6(-)
AD7794C	±3	nA max	Gain = 1 or 2
	±3 ±2	nA max	Gain = 4 to 128
	±2 ±3	nA max	AIN6(+)/AIN6(-)
Average Innut Current Drift			
Average Input Current Drift	±2	pA/°C typ	$C_{\text{sin}} = 1 \text{ or } 2$
Unbuffered Mode	400		Gain = 1 or 2
Average Input Current	±400	nA/V typ	Input current varies with input voltage
Average Input Current Drift	±50	pA/V/°C typ	

Parameter ¹	AD7794/AD7795	Unit	Test Conditions/Comments
Normal Mode Rejection ^{2, 6}			
Internal Clock			
@ 50 Hz, 60 Hz	60	dB min	70 dB typ, 50 ± 1 Hz, 60 ± 1 Hz, FS[3:0] = 1010
@ 50 Hz	78	dB min	90 dB typ, 50 ± 1 Hz, FS[3:0] = 1001
@ 60 Hz	86	dB min	100 dB typ, 60 ± 1 Hz, FS[3:0] = 1000
External Clock			
@ 50 Hz, 60 Hz	60	dB min	70 dB typ, 50 ± 1 Hz, 60 ± 1 Hz, FS[3:0] = 1010
@ 50 Hz	94	dB min	100 dB typ, 50 ± 1 Hz, FS[3:0] = 1001
@ 60 Hz	90	dB min	$100 \text{ dB typ}, 60 \pm 1 \text{ Hz}, \text{FS}[3:0] = 1000$
Common-Mode Rejection			
AD7794B/AD7795B			
@ DC	100	dB min	AIN = 1 V/gain, with gain = 4, AMP-CM Bit = 1
@ 50 Hz, 60 Hz ²	100	dB min	50 ± 1 Hz, 60 ± 1 Hz, FS[3:0] = 1010
@ 50 Hz, 60 Hz ²	100	dB min	50 ± 1 Hz, FS[3:0] = 1001; 60 ± 1 Hz, FS[3:0] = 1000
AD7794C	100	abmin	50 ± 1112, 15[5.0] = 1001, 00 ± 1112, 15[5.0] = 1000
@ DC	97	dB min	AIN = 1 V/gain, with $gain = 4$, $AMP-CM Bit = 1$
@ 50 Hz, 60 Hz ²	97	dB min	50 ± 1 Hz, 60 ± 1 Hz, $FS[3:0] = 1010$
		dB min	
@ 50 Hz, 60 Hz ²	97	ab min	50 ± 1 Hz, FS[3:0] = 1001; 60 ± 1 Hz, FS[3:0] = 1000
			1
REFERENCE INPUT			
Internal Reference			
Internal Reference Initial Accuracy	1.17 ± 0.01%	V min/max	$AV_{DD} = 4 V, T_A = 25^{\circ}C$
Internal Reference Drift ²	4	ppm/°C typ	
	15	ppm/°C max	
Power Supply Rejection	85	dB typ	
External Reference			
External REFIN Voltage	2.5	V nom	REFIN = REFIN(+) - REFIN(-)
Reference Voltage Range ²	0.1	V min	
	AV _{DD}	V max	When $V_{REF} = AV_{DD}$, the differential input must be limited to $0.9 \times V_{REF}$ /gain if the in-amp is active
Absolute REFIN Voltage Limits ²	GND – 30 mV	V min	
5	AV _{DD} + 30 mV	V max	
Average Reference Input Current	400	nA/V typ	
Average Reference Input Current Drift	±0.03	nA/V/°C typ	
Normal Mode Rejection ²			Same as for analog inputs
Common-Mode Rejection	100	dB typ	
Reference Detect Levels	0.3	V min	
	0.65	V min V max	NOXREF bit active if $V_{REF} < 0.3 V$
	0.03	v IIIdX	NOANLI DIL ACUVE II VREF S U.3 V
EXCITATION CURRENT SOURCES			
IEXC1 and IEXC2)	10/210/1002		
Output Current	10/210/1000	μA nom	
Initial Tolerance at 25°C	±5	% typ	
Drift	200	ppm/°C typ	
Current Matching	±0.5	% typ	Matching between IEXC1 and IEXC2, $V_{OUT} = 0 V$
Drift Matching	50	ppm/°C typ	
Line Regulation (AVDD)	2	%/V typ	$AV_{DD} = 5 V \pm 5\%$
Load Regulation	0.2	%/V typ	
Output Compliance	AV _{DD} – 0.65	V max	Current sources programmed to 10 μ A or 210 μ A
	AV _{DD} – 1.1	V max	Current sources programmed to 1 mA
	GND – 30 mV	V min	

Parameter ¹	AD7794/AD7795	Unit	Test Conditions/Comments
BIAS VOLTAGE GENERATOR			
VBIAS	AV _{DD} /2	V nom	
VBIAS Generator Start-Up Time		ms/nF typ	Dependent on the capacitance connected to AIN;
·		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	See Figure 11
TEMPERATURE SENSOR			
Accuracy	±2	°C typ	Applies if user calibrates the temperature sensor
Sensitivity	0.81	mV/°C typ	
LOW-SIDE POWER SWITCH			
Ron	7	Ωmax	$AV_{DD} = 5 V$
	9	Ωmax	$AV_{DD} = 3 V$
Allowable Current ²	30	mA max	Continuous current
DIGITAL OUTPUTS (P1 and P2)			
V _{он} , Output High Voltage ²	AV _{DD} – 0.6	V min	$AV_{DD} = 3 V$, $I_{SOURCE} = 100 \mu A$
V _{OL} , Output Low Voltage ²	0.4	V max	$AV_{DD} = 3 \text{ V}, \text{ I}_{SINK} = 100 \mu\text{A}$
V _{OH} , Output High Voltage ²	4	V min	$AV_{DD} = 5 V$, Isource = 200 μ A
V _{oL} , Output Low Voltage ²	0.4	V max	$AV_{DD} = 5 V$, $I_{SINK} = 800 \mu A$
INTERNAL/EXTERNAL CLOCK			
Internal Clock			
Frequency ²	64 ± 3%	kHz	
requercy	04 ± 370	min/max	
Duty Cycle	50:50	% typ	
External Clock	50.50	/° 0/P	
Frequency	64	kHz nom	A 128 kHz external clock can be used if the divide-by-2
requercy	01	Kinz nom	function is used (Bit CLK1 = CLK0 = 1)
Duty Cycle	45:55 to 55:45	% typ	Applies for external 64 kHz clock, a 128 kHz clock can
		~	have a less stringent duty cycle
LOGIC INPUTS			
\overline{CS}^2			
V _{INL} , Input Low Voltage	0.8	V max	$DV_{DD} = 5 V$
	0.4	V max	$DV_{DD} = 3 V$
V _{INH} , Input High Voltage	2.0	V min	$DV_{DD} = 3 V \text{ or } 5 V$
SCLK (Schmitt-Triggered Input),			
CLK, and DIN ²			
AD7794B/AD7795B			
V _T (+)	1.4/2	V min/max	$DV_{DD} = 5 V$
V _T (–)	0.8/1.7	V min/max	$DV_{DD} = 5 V$
V _T (+) to V _T (–)	0.1/0.17	V min/max	$DV_{DD} = 5 V$
V _T (+)	0.9/2	V min/max	$DV_{DD} = 3 V$
V _T ()	0.4/1.35	V min/max	$DV_{DD} = 3 V$
V _T (+) to V _T (–)	0.06/0.13	V min/max	$DV_{DD} = 3 V$
AD7794C			
V _T (+)	1.35/2.05	V min/max	$DV_{DD} = 5 V$
V _T (-)	0.8/1.9	V min/max	$DV_{DD} = 5 V$
V _T (+) to V _T (-)	0.1/0.19	V min/max	$DV_{DD} = 5 V$
V _T (+)	0.9/2	V min/max	$DV_{DD} = 3 V$
V _T ()	0.4/1.35	V min/max	$DV_{DD} = 3 V$
$V_{T}(+)$ to $V_{T}(-)$	0.06/0.15	V min/max	$DV_{DD} = 3 V$
Input Currents	±10	μA max	$V_{\rm IN} = DV_{\rm DD}$ or GND
		man	

Parameter ¹	AD7794/AD7795	Unit	Test Conditions/Comments
LOGIC OUTPUT (INCLUDING CLK)			
V _{OH} , Output High Voltage ²	DV _{DD} - 0.6	V min	$DV_{DD} = 3 V$, $I_{SOURCE} = 100 \mu A$
Vol, Output Low Voltage ²	0.4	V max	$DV_{DD} = 3 V$, $I_{SINK} = 100 \mu A$
V _{OH} , Output High Voltage ²	4	V min	$DV_{DD} = 5 \text{ V}, \text{ I}_{SOURCE} = 200 \ \mu\text{A}$
VoL, Output Low Voltage ²	0.4	V max	$DV_{DD} = 5 \text{ V}, \text{ I}_{SINK} = 1.6 \text{ mA} (DOUT/\overline{RDY}), 800 \ \mu\text{A} (CLK)$
Floating-State Leakage Current	±10	μA max	
Floating-State Output Capacitance	10	pF typ	
Data Output Coding	Offset binary		
SYSTEM CALIBRATION ²			
Full-Scale Calibration Limit	1.05 × FS	V max	
Zero-Scale Calibration Limit	$-1.05 \times FS$	V min	
Input Span	$0.8 \times FS$	V min	
	$2.1 \times FS$	V max	
POWER REQUIREMENTS ⁷			
Power Supply Voltage			
AV _{DD} to GND	2.7/5.25	V min/max	
DV _{DD} to GND	2.7/5.25	V min/max	
Power Supply Currents			
I _{DD} Current	140	μA max	110 μ A typ @ AV _{DD} = 3 V, 125 μ A typ @ AV _{DD} = 5 V, unbuffered mode, external reference
	185	μA max	130 μ A typ @ AV _{DD} = 3 V, 165 μ A typ @ AV _{DD} = 5 V, buffered mode, gain = 1 or 2, external reference
	400	μA max	300 μ A typ @ AV _{DD} = 3 V, 350 μ A typ @ AV _{DD} = 5 V, gain = 4 to 128, external reference
	500	μA max	400 μ A typ @ AV _{DD} = 3 V, 450 μ A typ @ AV _{DD} = 5 V, gain = 4 to 128, internal reference
IDD (Power-Down Mode)	1	μA max	AD7794B, AD7795B
	2	μA max	AD7794C

¹ Temperature range: B Grade: -40°C to +105°C, C Grade: -40°C to +125°C. At the 19.6 Hz and 39.2 Hz update rates, the INL, power supply rejection (PSR), commonmode rejection (CMR), and normal mode rejection (NMR) do not meet the data sheet specification if the voltage on the AIN(+) or AIN(-) pins exceeds AV_{DD} – 1.6 V typically. In addition, the offset error and offset error drift degrade at these update rates when chopping is disabled. When this voltage is exceeded, the INL, for example, is reduced to 18 ppm of FS typically while the PSR is reduced to 69 dB typically. Therefore, for guaranteed performance at these update rates, the absolute voltage on the analog input pins needs to be below AVDD – 1.6 V.

² Specification is not production tested but is supported by characterization data at initial product release.

³ Following a calibration, this error is in the order of the noise for the programmed gain and update rate selected.

⁴ Recalibration at any temperature removes these errors.

⁵ Full-scale error applies to both positive and negative full-scale, and applies at the factory calibration conditions (AV_{DD} = 4 V, gain = 1, T_A = 25°C).

⁶ FS[3:0] are the four bits used in the mode register to select the output word rate.

⁷ Digital inputs equal to DV_{DD} or GND with excitation currents and bias voltage generator disabled.

TIMING CHARACTERISTICS

AV_{DD} = 2.7 V to 5.25 V, DV_{DD} = 2.7 V to 5.25 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DV_{DD}, unless otherwise noted.

Table 2.

Parameter ^{1, 2}	Limit at T _{MIN} , T _{MAX} (B Version)	Unit	Conditions/Comments
t ₃	100	ns min	SCLK high pulse width
t4	100	ns min	SCLK low pulse width
Read Operation			
t1	0	ns min	CS falling edge to DOUT/RDY active time
	60	ns max	$DV_{DD} = 4.75 V \text{ to } 5.25 V$
	80	ns max	$DV_{DD} = 2.7 V \text{ to } 3.6 V$
t ₂ ³	0	ns min	SCLK active edge to data valid delay ⁴
	60	ns max	$DV_{DD} = 4.75 V \text{ to } 5.25 V$
	80	ns max	$DV_{DD} = 2.7 V \text{ to } 3.6 V$
t5 ^{5,6}	10	ns min	Bus relinquish time after CS inactive edge
	80	ns max	
t ₆	0	ns min	SCLK inactive edge to \overline{CS} inactive edge
t ₇	10	ns min	SCLK inactive edge to DOUT/RDY high
Write Operation			
t ₈	0	ns min	CS falling edge to SCLK active edge setup time ⁴
t9	30	ns min	Data valid to SCLK edge setup time
t ₁₀	25	ns min	Data valid to SCLK edge hold time
t ₁₁	0	ns min	CS rising edge to SCLK edge hold time

¹ Sample tested during initial release to ensure compliance. All input signals are specified with $t_R = t_F = 5$ ns (10% to 90% of DV_{DD}) and timed from a voltage level of 1.6 V. ² See Figure 3 and Figure 4.

 3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the V_{OL} or V_{OH} limits.

⁴ SCLK active edge is falling edge of SCLK.

⁵ These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, therefore, are independent of external bus loading capacitances.

⁶ RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read only once.






Figure 2. Load Circuit for Timing Characterization

TIMING DIAGRAMS





ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted.

Table 3.

Parameter	Rating
AV _{DD} to GND	–0.3 V to +7 V
DV _{DD} to GND	–0.3 V to +7 V
Analog Input Voltage to GND	-0.3 V to AV _{DD} + 0.3 V
Reference Input Voltage to GND	-0.3 V to AV _{DD} + 0.3 V
Digital Input Voltage to GND	$-0.3V$ to DV_{DD} + 0.3 V
Digital Output Voltage to GND	-0.3 V to DV_{DD} + 0.3 V
AIN/Digital Input Current	10 mA
Operating Temperature Range	
B Grade	-40°C to +105°C
C Grade	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	150°C
TSSOP	
θ_{JA} Thermal Impedance	97.9°C/W
θ_{JC} Thermal Impedance	14°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 4. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SCLK	Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitt- triggered input, making the interface suitable for opto-isolated applications. The serial clock can be continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information being transmitted to or from the ADC in smaller batches of data.
2	CLK	Clock In/Clock Out. The internal clock can be made available at this pin. Alternatively, the internal clock can be disabled, and the ADC can be driven by an external clock. This allows several ADCs to be driven from a common clock, allowing simultaneous conversions to be performed.
3	<u>cs</u>	Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC in
		systems with more than one device on the serial bus or as a frame synchronization signal in communicating with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and DOUT used to interface with the device.
4	NC	No Connect.
5	AIN6(+)/P1	Analog Input/Digital Output Pin. AIN6(+) is the positive terminal of the differential analog input pair, AIN6(+)/AIN6(–). This pin can also function as a general-purpose output bit referenced between AV _{DD} and GND.
6	AIN6(-)/P2	Analog Input/Digital Output Pin. AIN6(–) is the negative terminal of the differential analog input pair, AIN6(+)/AIN6(–). This pin can also function as a general-purpose output bit referenced between AV _{DD} and GND.
7	AIN1(+)	Analog Input. AIN1(+) is the positive terminal of the differential analog input pair, AIN1(+)/AIN1(–).
8	AIN1(–)	Analog Input. AIN1(–) is the negative terminal of the differential analog input pair, AIN1(+)/AIN1(–).
9	AIN2(+)	Analog Input. AIN2(+) is the positive terminal of the differential analog input pair, AIN2(+)/AIN2(–).
10	AIN2(–)	Analog Input. AIN2(–) is the negative terminal of the differential analog input pair, AIN2(+)/AIN2(–).
11	AIN3(+)	Analog Input. AIN3(+) is the positive terminal of the differential analog input pair, AIN3(+)/AIN3(–).
12	AIN3(–)	Analog Input. AIN3(–) is the negative terminal of the differential analog input pair, AIN3(+)/AIN3(–).
13	REFIN1(+)	Positive Reference Input. An external reference can be applied between REFIN1(+) and REFIN1(-). REFIN1(+) can lie anywhere between AV _{DD} and GND + 0.1 V. The nominal reference voltage, (REFIN1(+) – REFIN1(-)), is 2.5 V, but the part functions with a reference from 0.1 V to AV _{DD} .
14	REFIN1(-)	Negative Reference Input. This reference input can lie anywhere between GND and $AV_{DD} - 0.1$ V.
15	AIN5(+)/IOUT2	Analog Input/Output of Internal Excitation Current Source. AIN5(+) is the positive terminal of the differential analog input pair AIN5(+)/AIN5(–). Alternatively, the internal excitation current source can be made available at this pin and is programmable so that the current can be 10 μ A, 210 μ A, or 1 mA. Either IEXC1 or IEXC2 can be switched to this output.
16	AIN5(-)/IOUT1	Analog Input/Output of Internal Excitation Current Source. AIN5(–) is the negative terminal of the differential analog input pair, AIN5(+)/AIN5(–). Alternatively, the internal excitation current source can be made available at this pin and is programmable so that the current can be 10 μA, 210 μA, or 1 mA. Either IEXC1 or IEXC2 can be switched to this output.
17	AIN4(+)/REFIN2(+)	Analog Input/Positive Reference Input. AIN4(+) is the positive terminal of the differential analog input pair AIN4(+)/AIN4(-). This pin also functions as a positive reference input for REFIN2. REFIN2(+) can lie anywhere between AV _{DD} and GND + 0.1 V. The nominal reference voltage (REFIN2(+) to REFIN2(-)) is 2.5 V, but the part functions with a reference from 0.1 V to AV _{DD} .

Pin No.	Mnemonic	Description
18	AIN4(-)/REFIN2(-)	Analog Input/Negative Reference Input. AIN4(–) is the negative terminal of the differential analog input pair AIN4(+)/AIN4(–). This pin also functions as the negative reference input for REFIN2. This reference input can lie anywhere between GND and AV _{DD} – 0.1 V.
19	PSW	Low-Side Power Switch to GND.
20	GND	Ground Reference Point.
21	AV _{DD}	Supply Voltage, 2.7 V to 5.25 V.
22	DV _{DD}	Serial Interface Supply Voltage, 2.7 V to 5.25 V. DV_{DD} is independent of AV_{DD} . Therefore, the serial interface operates at 3 V with AV_{DD} at 5 V or vice versa.
23	DOUT/RDY	Serial Data Output/Data Ready Output. DOUT/RDY serves a dual purpose. It functions as a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. In addition, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs. The DOUT/RDY falling edge can also be used as an interrupt to a processor, indicating that valid data is available. With an external serial clock, the data can be read using the DOUT/RDY pin. With CS low, the data/control word information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge.
24	DIN	Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the control registers within the ADC with the register selection bits of the communications register identifying the appropriate register.

RMS NOISE AND RESOLUTION SPECIFICATIONS

The AD7794/AD7795 can be operated with chop enabled or chop disabled, allowing the ADC to be optimized for switching time or drift performance. With chop enabled, the settling time is two times the conversion time. However, the offset is continuously removed by the ADC leading to low offset and low offset drift. With chop disabled, the allowable update rates are the same as in chop enable mode. However, the settling time now equals the conversion time. With chop disabled, the offset is not removed by the ADC, so periodic offset calibrations can be required to remove offset due to drift.

CHOP ENABLED

External Reference

Table 5 shows the AD7794/AD7795 rms noise for some update rates and gain settings. The numbers given are for the bipolar input range with an external 2.5 V reference. These numbers are typical and are generated with a differential input voltage of 0 V.

Table 6 and Table 7 show the effective resolution, while the output peak-to-peak (p-p) resolution is listed in brackets. It is important to note that the effective resolution is calculated using the rms noise, while the p-p resolution is calculated based on peak-to-peak noise. The p-p resolution represents the resolution for which there is no code flicker. These numbers are typical and are rounded to the nearest LSB.

Table 5. RMS Noise (µV) vs. Gain and Output Update Rate Using an External 2.5 V Reference with Chop Enabled

Update Rate (Hz)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17	0.64	0.6	0.29	0.22	0.1	0.065	0.039	0.041
8.33	1.04	0.96	0.38	0.26	0.13	0.078	0.057	0.055
16.7	1.55	1.45	0.54	0.36	0.18	0.11	0.087	0.086
33.2	2.3	2.13	0.74	0.5	0.23	0.17	0.124	0.118
62	2.95	2.85	0.92	0.58	0.29	0.2	0.153	0.144
123	4.89	4.74	1.49	1	0.48	0.32	0.265	0.283
242	11.76	9.5	4.02	1.96	0.88	0.45	0.379	0.397
470	11.33	9.44	3.07	1.79	0.99	0.63	0.568	0.593

Table 6.

Effective Resolution (Bits) vs. Gain and Output Update Rate for the AD7794 Using an External 2.5 V Reference with Chop Enabled

Update Rate (Hz)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17	23 (20.5)	22 (19.5)	22 (19.5)	21.5 (19)	21.5 (19)	21 (18.5)	21 (18.5)	20 (17.5)
8.33	22 (19.5)	21.5 (19)	21.5 (19)	21 (18.5)	21 (18.5)	21 (18.5)	20.5 (18)	19.5 (17)
16.7	21.5 (19)	20.5 (18)	21 (18.5)	20.5 (18)	20.5 (18)	20.5 (18)	20 (17.5)	19 (16.5)
33.2	21 (18.5)	20 (17.5)	20.5 (18)	20 (17.5)	20.5 (18)	20 (17.5)	19 (16.5)	18.5 (16)
62	20.5 (18)	19.5 (17)	20.5 (18)	20 (17.5)	20 (17.5)	19.5 (17)	19 (16.5)	18 (15.5)
123	20 (17.5)	19 (16.5)	19.5 (17)	19 (16.5)	19.5 (17)	19 (16.5)	18 (15.5)	17 (14.5)
242	18.5 (16)	18 (15.5)	18 (15.5)	18 (15.5)	18.5 (16)	18.5 (16)	17.5 (15)	16.5 (14)
470	18.5 (16)	18 (15.5)	18.5 (16)	18.5 (16)	18 (15.5)	18 (15.5)	17 (14.5)	16 (13.5)

Table 7.

Update Rate (Hz)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128	
4.17	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	
8.33	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	
16.7	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	
33.2	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	
62	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.5)	
123	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.5)	16 (14.5)	
242	16 (16)	16 (15.5)	16 (15.5)	16 (15.5)	16 (16)	16 (16)	16 (15)	16 (14)	
470	16 (16)	16 (15.5)	16 (16)	16 (16)	16 (15.5)	16 (15.5)	16 (14.5)	16 (13.5)	

Internal Reference

Table 8 shows the AD7794/AD7795 rms noise for some of the update rates and gain settings. The numbers given are for the bipolar input range with the internal 1.17 V reference. These numbers are typical and are generated with a differential input voltage of 0 V. Table 9 and Table 10 show the effective resolution while the output peak-to-peak (p-p) resolution is listed in brackets.

It is important to note that the effective resolution is calculated using the rms noise while the p-p resolution is calculated based on peak-to-peak noise. The p-p resolution represents the resolution for which there is no code flicker. These numbers are typical and rounded to the nearest LSB.

Table 8. RMS Noise (µV) vs. Gain and Output Update Rate Using an Internal 1.17 V Reference with Chop Enabled

Update Rate (Hz)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17	0.81	0.67	0.32	0.2	0.13	0.065	0.04	0.039
8.33	1.18	1.11	0.41	0.25	0.16	0.078	0.058	0.059
16.7	1.96	1.72	0.55	0.36	0.25	0.11	0.088	0.088
33.2	2.99	2.48	0.83	0.48	0.33	0.17	0.13	0.12
62	3.6	3.25	1.03	0.65	0.46	0.2	0.15	0.15
123	5.83	5.01	1.69	0.96	0.67	0.32	0.25	0.26
242	11.22	8.64	2.69	1.9	1.04	0.45	0.35	0.34
470	12.46	10.58	4.58	2	1.27	0.63	0.50	0.49

Table 9.

Effective Resolution (Bits) vs. Gain and Output Update Rate for the AD7794 Using an Internal 1.17 V Reference with Chop Enabled

Update Rate (Hz)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17	21.5 (19)	20.5 (18)	21 (18.5)	20.5 (18)	20 (17.5)	20 (17.5)	20 (17.5)	19 (16.5)
8.33	21 (18.5)	20 (17.5)	20.5 (18)	20 (17.5)	20 (17.5)	20 (17.5)	19 (16.5)	18 (15.5)
16.7	20 (17.5)	19.5 (17)	20 (17.5)	19.5 (17)	19 (16.5)	19.5 (17)	18.5 (16)	17.5 (15)
33.2	19.5 (17)	19 (16.5)	19.5 (17)	19 (16.5)	19 (16.5)	18.5 (16)	18 (15.5)	17 (14.5)
62	19.5 (17)	18.5 (16)	19 (16.5)	19 (16.5)	18.5 (16)	18.5 (16)	18 (15.5)	17 (14.5)
123	18.5 (16)	18 (15.5)	18.5 (16)	18 (15.5)	17.5 (15)	18 (15.5)	17 (14.5)	16 (13.5)
242	17.5 (15)	17 (14.5)	17.5 (15)	17 (14.5)	17 (14.5)	17.5 (15)	16.5 (14)	15.5 (13)
470	17.5 (15)	17 (14.5)	17 (14.5)	17 (14.5)	17 (14.5)	17 (14.5)	16 (13.5)	15 (12.5)

Table 1	0.
---------	----

Effective Resolution (Bits) vs. Gain and Output Update Rate for the AD7795 Using an Internal 1.17 V Reference with Chop Enabled

				0	1			
Update Rate (Hz)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
8.33	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.5)
16.7	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15)
33.2	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.5)	16 (14.5)
62	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.5)	16 (14.5)
123	16 (16)	16 (15.5)	16 (16)	16 (15.5)	16 (15)	16 (15.5)	16 (14.5)	16 (13.5)
242	16 (15)	16 (14.5)	16 (15)	16 (14.5)	16 (14.5)	16 (15)	16 (14)	15.5 (13)
470	16 (15)	16 (14.5)	16 (14.5)	16 (14.5)	16 (14.5)	16 (14.5)	16 (13.5)	15 (12.5)

CHOP DISABLED

With chop disabled, the switching time or settling time is reduced by a factor of two. However, periodic offset calibrations may now be required to remove offset and offset drift. When chop is disabled, the AMP-CM bit in the mode register should be set to 1. This limits the allowable common-mode voltage that can be used. However, the common-mode rejection degrades if the bit is not set.

Table 11 shows the rms noise of the AD7794/AD7795 for some of the update rates and gain settings with chop disabled.

The numbers given are for the bipolar input range with the internal 1.17 V reference. These numbers are typical and are generated with a differential input voltage of 0 V.

Table 12 and Table 13 show the effective resolution while the output peak-to-peak (p-p) resolution is listed in brackets. It is important to note that the effective resolution is calculated using the rms noise, while the p-p resolution is calculated based on peak-to-peak noise. The p-p resolution represents the resolution for which there is no code flicker. These numbers are typical and rounded to the nearest LSB.

Table 11. RMS Noise (µV) vs. Gain and Output Update Rate Using an Internal 1.17 V Reference with Chop Disabled

Update Rate (Hz)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17	1.22	0.98	0.33	0.18	0.13	0.062	0.053	0.051
8.33	1.74	1.53	0.49	0.29	0.21	0.1	0.079	0.07
16.7	2.64	2.44	0.79	0.48	0.33	0.16	0.13	0.12
33.2	4.55	3.52	1.11	0.66	0.46	0.21	0.17	0.16
62	5.03	4.45	1.47	0.81	0.58	0.27	0.2	0.22
123	8.13	7.24	2.27	1.33	0.96	0.48	0.36	0.37
242	15.12	13.18	3.77	2.09	1.45	0.64	0.5	0.47
470	17.18	14.63	8.86	2.96	1.92	0.89	0.69	0.7

Table 12.

Effective Resolution (Bits) vs. Gain and Output Update Rate for the AD7794 Using an Internal 1.17 V Reference with Chop Disabled

Update Rate (Hz) Gain of 1 Gain of 2 Gain of 4 Gain of 8 Gain of 16 Gain of 32 Gain of 64 Gain of 128										
Opdate Rate (HZ)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128		
4.17	21 (18.5)	20 (17.5)	21 (18.5)	20.5 (18)	20 (17.5)	20 (17.5)	19.5 (17)	18.5 (16)		
8.33	20.5 (18)	19.5 (17)	20 (17.5)	20 (17.5)	19.5 (17)	19.5 (17)	19 (16.5)	18 (15.5)		
16.7	20 (17.5)	19 (16.5)	19.5 (17)	19 (16.5)	19 (16.5)	19 (16.5)	18 (15.5)	17 (14.5)		
33.2	19 (16.5)	18.5 (16)	19 (16.5)	19 (16.5)	18.5 (16)	18.5 (16)	17.5 (15)	17 (14.5)		
62	19 (16.5)	18 (15.5)	18.5 (16)	18.5 (16)	18 (15.5)	18 (15.5)	17.5 (15)	16.5 (14)		
123	18 (15.5)	17.5 (15)	18 (15.5)	17.5 (15)	17 (14.5)	17 (14.5)	16.5 (14)	15.5 (13)		
242	17 (14.5)	16.5 (14)	17 (14.5)	17 (14.5)	16.5 (14)	17 (14.5)	16 (13.5)	15 (12.5)		
470	17 (14.5)	16.5 (14)	16 (13.5)	16.5 (14)	16 (13.5)	16.5 (14)	15.5 (13)	14.5 (12)		

Table 13.

Effective Resolution (Bits) vs. Gain and Output Update Rate for the AD7795 Using an Internal 1.17 V Reference with Chop Disabled

Update Rate (Hz)	Gain of 1	Gain of 2	Gain of 4	Gain of 8	Gain of 16	Gain of 32	Gain of 64	Gain of 128
4.17	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)
8.33	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.5)
16.7	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15.5)	16 (14.5)
33.2	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (16)	16 (15)	16 (14.5)
62	16 (16)	16 (15.5)	16 (16)	16 (16)	16 (15.5)	16 (15.5)	16 (15)	16 (14)
123	16 (15.5)	16 (15)	16 (15.5)	16 (15)	16 (14.5)	16 (14.5)	16 (14)	15.5 (13)
242	16 (14.5)	16 (14)	16 (14.5)	16 (14.5)	16 (14)	16 (14.5)	16 (13.5)	15 (12.5)
470	16 (14.5)	16 (14)	16 (13.5)	16 (14)	16 (13.5)	16 (14)	15.5 (13)	14.5 (12)

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Typical Noise Plot for the AD7794 (Internal Reference, Gain = 64, Update Rate = 16.7 Hz, Chop Enabled)




Figure 7. Noise Distribution Histogram for the AD7794 (Internal Reference, Gain = 64, Update Rate = 16.7 Hz, Chop Enabled)




Figure 8. Typical Noise Plot for the AD7794 (Internal Reference, Gain = 64, Update Rate = 16.7 Hz, AMP-CM = 1, Chop Disabled)




Figure 9. Noise Distribution Histogram for the AD7794 (Internal Reference, Gain = 64, Update Rate = 16.7 Hz, Chop Disabled, AMP-CM = 1)




Figure 10. Excitation Current Matching (210 μ A) at Ambient Temperature




Figure 11. Bias Voltage Generator Power-Up Time vs. Load Capacitance

ON-CHIP REGISTERS

The ADC is controlled and configured via a number of on-chip registers that are described in the following sections. In the following descriptions, *set* implies a Logic 1 state and *cleared* implies a Logic 0 state, unless otherwise noted.

COMMUNICATIONS REGISTER

RS2, RS1, RS0 = 0, 0, 0

The communications register is an 8-bit write-only register. All communications to the part must start with a write operation to the communications register. The data written to the communications register determines whether the next operation is a read or write operation, and to which register this operation takes place. For read or write operations, once the subsequent read or write operation to the selected register is complete, the interface returns to where it expects a write operation to the communications register. This is the default state of the interface and, on power-up or after a reset, the ADC is in this default state waiting for a write operation to the communications register. In situations where the interface sequence is lost, a write operation of at least 32 serial clock cycles with DIN high returns the ADC to this default state by resetting the entire part. Table 14 outlines the bit designations for the communications register. CR0 through CR7 indicate the bit location, with CR denoting the bits are in the communications register. CR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
WEN(0)	R/ W (0)	RS2(0)	RS1(0)	RS0(0)	CREAD(0)	0(0)	0(0)

Bit No.	Mnemonic	Description
CR7	WEN	Write Enable Bit. A 0 must be written to this bit so that the write to the communications register actually occurs. If a 1 is the first bit written, the part does not clock on to subsequent bits in the register. It stays at this bit location until a 0 is written to this bit. Once a 0 is written to the WEN bit, the next seven bits are loaded to the communications register.
CR6	R/W	A 0 in this bit location indicates that the next operation is a write to a specified register. A 1 in this position indicates that the next operation is a read from the designated register.
CR5 to CR3	RS2 to RS0	Register Address Bits. These address bits are used to select which registers of the ADC are being selected during this serial interface communication. See Table 15.
CR2	CREAD	Continuous Read of the Data Register. When this bit is set to 1 (and the data register is selected), the serial interface is configured so that the data register can be read continuously, that is, the contents of the data register are automatically placed on the DOUT pin when the SCLK pulses are applied after the RDY pin goes low to indicate that a conversion is complete. The communications register does not have to be written to for data reads. To enable continuous read mode, the instruction 01011100 must be written to the communications register. To exit the continuous read mode, the instruction 01011000 must be written to the communications register while the RDY pin is low. While in continuous read mode, the ADC monitors activity on the DIN line so it can receive the instruction to exit continuous read mode. Additionally, a reset occurs if 32 consecutive 1s are seen on DIN. Therefore, DIN should be held low in continuous read mode until an instruction is written to the device.
CR1 to CR0	0	These bits must be programmed to Logic 0 for correct operation.

Table 14. Communications Register Bit Designations

Table 15. Register Selection

RS2	RS1	RS0	Register	Register Size		
0	0	0	Communications Register During a Write Operation	8-bit		
0	0	0	Status Register During a Read Operation	8-bit		
0	0	1	Mode Register	16-bit		
0	1	0	Configuration Register	16-bit		
0	1	1	Data Register	24-bit (AD7794)/16-Bit (AD7795)		
1	0	0	ID Register	8-bit		
1	0	1	IO Register	8-bit		
1	1	0	Offset Register	24-bit (AD7794)/16-Bit (AD7795)		
1	1	1	Full-Scale Register	24-bit (AD7794)/16-Bit (AD7795)		

STATUS REGISTER

RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x80 (AD7795)/0x88 (AD7794)

The status register is an 8-bit read-only register. To access the ADC status register, the user must write to the communications register, select the next operation to be read, and load Bit RS2, Bit RS1, and Bit RS0 with 0.

Table 16 outlines the bit designations for the status register. SR0 through SR7 indicate the bit locations, with SR denoting that the bits are in the status register. SR7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
RDY(1)	ERR(0)	NOXREF(0)	0(0)	0/1	CH2(0)	CH1(0)	CH0(0)

Bit No.	Mnemonic	Description
SR7	RDY	Ready Bit for ADC. Cleared when data is written to the ADC data register. The RDY bit is set automatically after the
		ADC data register has been read or a period of time before the data register is updated with a new conversion result to indicate to the user not to read the conversion data. It is also set when the part is placed in power-down
		mode. The end of a conversion is also indicated by the DOUT/RDY pin. This pin can be used as an alternative to the status register for monitoring the ADC for conversion data.
SR6	ERR	ADC Error Bit. This bit is written to at the same time as the RDY bit. Set to indicate that the result written to the
		ADC data register has been clamped to all 0s or all 1s. Error sources include overrange, underrange, or the absence of a reference voltage. <i>Cleared</i> by a write operation to start a conversion.
SR5	NOXREF	No External Reference Bit. <i>Set</i> to indicate that the selected reference (REFIN1 or REFIN2) is at a voltage that is below a specified threshold. When set, conversion results are clamped to all 1s. <i>Cleared</i> to indicate that a valid reference is applied to the selected reference pins. The NOXREF bit is enabled by setting the REF_DET bit in the configuration register to 1. The ERR bit is also set if the voltage applied to the selected reference invalid.
SR4	0	This bit is automatically <i>cleared</i> .
SR3	0/1	This bit is automatically <i>cleared</i> on the AD7795 and is automatically set on the AD7794.
SR2 to SR0	CH2 to CH0	These bits indicate which channel is being converted by the ADC.

Table 16. Status Register Bit Designations

MODE REGISTER

RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x000A

The mode register is a 16-bit read/write register that is used to select the operating mode, the update rate, and the clock source.

Table 17 outlines the bit designations for the mode register.MR0 through MR15 indicate the bit locations with MR

denoting that the bits are in the mode register. MR15 is the first bit of the data stream. The number in parentheses indicates the power-on/reset default status of that bit. Any write to the setup register resets the modulator and filter, and sets the $\overline{\text{RDY}}$ bit.

MR15	MR14	MR13	MR12	MR11	MR10	MR9	MR8
MD2(0)	MD1(0)	MD0(0)	PSW(0)	0(0)	0(0)	AMP-CM(0)	0(0)
MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
CLK1(0)	CLK0(0)	0(0)	CHOP-DIS(0)	FS3(1)	FS2(0)	FS1(1)	FS0(0)

Table 17. Mode Register Bit Designations

Bit No.	Mnemonic	Descript	tion							
MR15 to MR13	MD2 to MD0	Mode Se	lect Bits. T	hese bits select the operating mode of the AD7794/AD7795 (see Table 18).						
MR12	PSW	up to 30	Power Switch Control Bit. Set by user to close the power switch PSW to GND. The power switch can sink up to 30 mA. <i>Cleared</i> by user to open the power switch. When the ADC is placed in power-down mode, the power switch is opened.							
MR11 to MR10	0	These bi	These bits must be programmed with a Logic 0 for correct operation.							
MR9	AMP-CM	chop dis cleared. mode vo	nstrumentation Amplifier Common-Mode Bit. This bit is used in conjunction with the CHOP-DIS bit. With hop disabled, the user can operate with a wider range of common-mode voltages when AMP-CM is leared. However, the dc common-mode rejection degrades. With AMP-CM set, the span for the common- node voltage is reduced (see the Specifications section). However, the dc common-mode rejection is ignificantly better.							
MR8	0	This bit r	This bit must be programmed with a Logic 0 for correct operation.							
MR7 to MR6	CLK1 to CLK0	be used o devices t	or an exterr	I to select the clock source for the AD7794/AD7795. Either the on-chip 64 kHz clock can nal clock can be used. The ability to use an external clock allows several AD7794/AD7795 hronized. Also, 50 Hz/60 Hz rejection is improved when an accurate external clock /AD7795.						
		CLK1	CLK0	ADC Clock Source						
		0	0	Internal 64 kHz clock. Internal clock is not available at the CLK pin.						
		0	1	Internal 64 kHz clock. This clock is made available at the CLK pin.						
		1	0	External 64 kHz. The external clock can have a 45:55 duty cycle (see the Specifications section for the external clock).						
		1	1	External clock. The external clock is divided by 2 within the AD7794/AD7795.						
MR5	0	This bit r	nust be pr	ogrammed with a Logic 0 for correct operation.						
MR4	CHOP-DIS	This bit is used to enable or disable chop. On power-up or following a reset, CHOP-DIS is <i>cleared</i> so chop is enabled. When CHOP-DIS is <i>set</i> , chop is disabled. This bit is used in conjunction with the AMP-CM bit. When chop is disabled, the AMP-CM bit should be <i>set</i> . This limits the common-mode voltage that can be used by the ADC, but the dc common-mode rejection does not degrade.								
MR3 to MR0	FS3 to FS0	Filter Up	date Rate S	Select Bits (see Table 19).						

Table 18. Operating Modes

MD2	MD1	MDO	Mode
0	0	0	Continuous Conversion Mode (Default).
			In continuous conversion mode, the ADC continuously performs conversions and places the result in the data register. RDY goes low when a conversion is complete. The user can read these conversions by placing the device
			in continuous read mode whereby the conversions are automatically placed on the DOUT line when SCLK pulses are applied. Alternatively, the user can instruct the ADC to output the conversion by writing to the communica- tions register. After power-on, the first conversion is available after a period of 2/f _{ADC} when chop is enabled or 1/f _{ADC} when chop is disabled. Subsequent conversions are available at a frequency of f _{ADC} with chop either enabled or disabled.
0	0	1	Single Conversion Mode.
			When single conversion mode is selected, the ADC powers up and performs a single conversion. The oscillator requires 1 ms to power up and settle. The ADC then performs the conversion, which takes a time of $2/f_{ADC}$ when chop is enabled, or $1/f_{ADC}$ when chop is disabled. The conversion result is placed in the data register, RDY goes low, and the ADC returns to power-down mode. The conversion remains in the data register and RDY remains active (low) until the data is read or another conversion is performed.
0	1	0	Idle Mode.
			In idle mode, the ADC filter and modulator are held in a reset state although the modulator clocks are still provided.
0	1	1	Power-Down Mode.
			In power-down mode, all the AD7794/AD7795 circuitry is powered down including the current sources, power switch, burnout currents, bias voltage generator, and clock circuitry.
1	0	0	Internal Zero-Scale Calibration.
			An internal short is automatically connected to the enabled channel. A calibration takes two conversion cycles to complete when chop is enabled and one conversion cycle when chop is disabled. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel.
1	0	1	Internal Full-Scale Calibration.
			A full-scale input voltage is automatically connected to the selected analog input for this calibration. When the gain equals 1, a calibration takes two conversion cycles to complete when chop is enabled and one conversion cycle when chop is disabled.
			For higher gains, four conversion cycles are required to perform the full-scale calibration when chop is enabled and 2 conversion cycles when chop is disabled.
			RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel.
			Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system full-scale calibration can be performed. A full-scale calibration is required each time the gain of a channel is changed to minimize the full-scale error.
1	1	0	System Zero-Scale Calibration.
			User should connect the system zero-scale input to the channel input pins as selected by the CH2 bit, CH1 bit, and CH0 bit. A system offset calibration takes two conversion cycles to complete when chop is enabled and one conversion cycle when chop is disabled. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel.
1	1	1	System Full-Scale Calibration.
			User should connect the system full-scale input to the channel input pins as selected by the CH2 bit, CH1 bit, and CH0 bit.
			A calibration takes two conversion cycles to complete when chop is enabled and one conversion cycle when chop is disabled. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel.
			A full-scale calibration is required each time the gain of a channel is changed.
	•	•	

FS3	FS2	FS1	FS0	f _{ADC} (Hz)	T _{SETTLE} (ms)	Rejection @ 50 Hz/60 Hz (Internal Clock)
0	0	0	0	х	х	
0	0	0	1	470	4	
0	0	1	0	242	8	
0	0	1	1	123	16	
0	1	0	0	62	32	
0	1	0	1	50	40	
0	1	1	0	39	48	
0	1	1	1	33.2	60	
1	0	0	0	19.6	101	90 dB (60 Hz only)
1	0	0	1	16.7	120	80 dB (50 Hz only)
1	0	1	0	16.7	120	65 dB (50 Hz and 60 Hz)
1	0	1	1	12.5	160	66 dB (50 Hz and 60 Hz)
1	1	0	0	10	200	69 dB (50 Hz and 60 Hz)
1	1	0	1	8.33	240	70 dB (50 Hz and 60 Hz)
1	1	1	0	6.25	320	72 dB (50 Hz and 60 Hz)
1	1	1	1	4.17	480	74 dB (50 Hz and 60 Hz)

Table 19. Update Rates Available (Chop Enabled)¹

¹ With chop disabled, the update rates remain unchanged, but the settling time for each update rate is reduced by a factor of 2. The rejection at 50 Hz/60 Hz for a 16.6 Hz update rate degrades to 60 dB.

CONFIGURATION REGISTER

RS2, RS1, RS0 = 0, 1, 0; Power-On/Reset = 0x0710

The configuration register is a 16-bit read/write register that is used to configure the ADC for unipolar or bipolar mode, enable or disable the buffer, enable or disable the burnout currents, select the gain, and select the analog input channel. Table 20 outlines the bit designations for the filter register. CON0 through CON15 indicate the bit locations. CON denotes that the bits are in the configuration register. CON15 is the first bit of the data stream. The number in parentheses indicates the power-on/reset default status of that bit.

CON15	CON14	CON13	CON12	CON11	CON10	CON9	CON8
VBIAS1(0)	VBIASO(0)	BO(0)	U/B(0)	BOOST(0)	G2(1)	G1(1)	G0(1)
CON7	CON6	CON5	CON4	CON3	CON2	CON1	CON0
REFSEL1(0)	REFSEL0(0)	REF_DET(0)	BUF(1)	CH3(0)	CH2(0)	CH1(0)	CH0(0)

Table 20. Configuration Register Bit Designations

Bit No.	Mnemonic	Description						
CON15 to	VBIAS1 to VBIAS0	Bias Voltage Generator Enable. The negative terminal of the analog inputs can be biased up to AV _{DD} /2.						
CON14		VBIAS1 VBIAS0 Bias Voltage						
			VBIAS1		150	Bias Voltage		
		0		0		Bias voltage generator disabled		
		0		1		Bias voltage generator connected to AIN1(-)		
		1		0		Bias voltage generator connected to AIN2(-)		
		1		1		Bias voltage generator connected to AIN3(-)		
CON13	BO	Burnout Current Enable Bit. This bit must be programmed with a Logic 0 for correct operation. When bit is set to 1 by the user, the 100 nA current sources in the signal path are enabled. When BO = 0, the burnout currents are disabled. The burnout currents can be enabled only when the buffer or in-amp is ac				es in the signal path are enabled. When BO = 0, the		
CON12	U/B	Unipola 0x00000 enable l differen	Unipolar/Bipolar Bit. Set by user to enable unipolar coding, that is, zero differential input results in 0x000000 output and a full-scale differential input results in 0xFFFFF output. Cleared by the user to enable bipolar coding. Negative full-scale differential input results in an output code of 0x000000, zero differential input results in an output code of 0x800000, and positive full-scale differential input results in an output results in an output code of 0x800000, and positive full-scale differential input results in an output code of 0xFFFFF.					
CON11	BOOST	This bit is used in conjunction with the VBIAS1 and VBIAS0 bits. When <i>set</i> , the current consumed by the bias voltage generator is increased, which reduces its power-up time.						
CON10 to CON8	G2 to G0	Gain Select Bits. Written by the user to select the ADC input range as follows:						
		G2	G1	G0	Gain	ADC Input Range (2.5 V Reference)		
		0	0	0	1 (in-amp not used)	2.5 V		
		0	0	1	2 (in-amp not used)	1.25 V		
		0	1	0	4	625 mV		
		0	1	1	8	312.5 mV		
		1	0	0	16	156.2 mV		
		1	0	1	32	78.125 mV		
		1	1	0	64	39.06 mV		
		1	1	1	128	19.53 mV		
CON7 to CON6	REFSEL1/REFSEL0		ce Select Bits. erence source	for the <i>i</i>	ADC is selected using	these bits.		
		REFSEL	1 REFSEL0		Reference Source			
		0	0		External reference a	pplied between REFIN1(+) and REFIN1(–)		
		0	1		External reference a	pplied between REFIN2(+) and REFIN2(–)		
		1	0		Internal 1.17 V refere	ence		
		1	1		Reserved			

Bit No.	Mnemonic	Descr	iption						
CON5	REF_DET	Enables the reference detect function. When <i>set</i> , the NOXREF bit in the status register indicates when the external reference being used by the ADC is open circuit or less than 0.5 V. When <i>cleared</i> , the reference detect function is disabled.							
CON4	BUF	Configures the ADC for buffered or unbuffered mode of operation. If <i>cleared</i> , the ADC operates in unbuffered mode, lowering the power consumption of the device. If <i>set</i> , the ADC operates in buffered mode, allowing the user to place source impedances on the front end without contributing gain errors to the system. For gains of 1 and 2, the buffer can be enabled or disabled. For higher gains, the buffer is automatically enabled. With the buffer disabled, the voltage on the analog input pins can be from 30 mV below GND to 30 mV above AV _{DD} . When the buffer is enabled, it requires some headroom so the voltage on any input pin must be limited to 100 mV within the power supply rails.							
CON3 to CON0	CH3 to CH0	Channel Select Bits. Written by the user to select the active analog input channel to the ADC.							
		CH3	CH2	CH1	CH0	Channel	Calibration Pair		
		0	0	0	0	AIN1(+)/AIN1(-)	0		
		0	0	0	1	AIN2(+)/AIN2(-)	1		
		0	0	1	0	AIN3(+)/AIN3(-)	2		
		0	0	1	1	AIN4(+)/AIN4(-)	3		
		0	1	0	0	AIN5(+)/AIN5(-)	3		
		0	1	0	1	AIN6(+)/AIN6(-)	3		
		0	1	1	0	Temp Sensor	Automatically selects the internal 1.17 V reference and sets the gain to 1		
		0	1	1	1	AV _{DD} Monitor	Automatically selects the internal 1.17 V reference and sets the gain to 1/6		
		1	0	0	0	AIN1(-)/AIN1(-)	0		
		1	0	0	1	Reserved			
		1	0	1	1	Reserved			
		1	1	0	0	Reserved			
		1	1	0	1	Reserved			
		1	1	1	0	Reserved			
		1	1	1	1	Reserved			

DATA REGISTER

RS2, RS1, RS0 = 0, 1, 1; Power-On/Reset = 0x0000(AD7795), 0x000000 (AD7794)

The conversion result from the ADC is stored in this data register. This is a read-only register. On completion of a read operation from this register, the RDY bit/pin is set.

ID REGISTER

RS2, RS1, RS0 = 1, 0, 0; Power-On/Reset = 0xXF

The identification number for the AD7794/AD7795 is stored in the ID register. This is a read-only register.

IO REGISTER

RS2, RS1, RS0 = 1, 0, 1; Power-On/Reset = 0x00

The IO register is an 8-bit read/write register that is used to enable the excitation currents and select the value of the excitation currents.

Table 21 outlines the bit designations for the IO register. IO0 through IO7 indicate the bit locations. IO denotes that the bits are in the IO register. IO7 denotes the first bit of the data stream. The number in brackets indicates the power-on/reset default status of that bit.

107	106	IO5	IO4	103	102	IO1	100
0(0)	IOEN(0)	IO2DAT(0)	IO1DAT(0)	IEXCDIR1(0)	IEXCDIR0(0)	IEXCEN1(0)	IEXCEN0(0)

Table 21. IO Register Bit Designations

Bit No.	Mnemonic	Description				
107	0	This bit must be programmed with a Logic 0 for correct operation.				
106	IOEN	Configures Pin AIN6(+)/P1 and Pin AIN6(–)/P2 as analog input pins or digital output pins. When this bit is <i>set</i> , the pins are configured as Digital Output Pin P1 and Digital Output Pin P2. When this bit is <i>cleared</i> , these pins are configured as Analog Input Pin AIN6(+) and Analog Input Pin AIN6(–).				
IO5 to IO4	IO2DAT/IO1DAT		. When IOEN is : AT and Bit IO1D	set, the data for Digital Output Pin P1 and Digital Output Pin P2 is written AT.		
IO3 to IO2	IEXCDIR1 to IEXCDIR0	Direction o	f Current Sourc	es Select Bits.		
		IEXCDIR1	IEXCDIR0	Current Source Direction		
		0	0	Current Source IEXC1 connected to Pin IOUT1. Current Source IEXC2 connected to Pin IOUT2.		
		0	1	Current Source IEXC1 connected to Pin IOUT2. Current Source IEXC2 connected to Pin IOUT1.		
		1	0	Both current sources connected to Pin IOUT1. Permitted only when the current sources are set to 10 μ A or 210 μ A.		
		1	1	Both current sources connected to Pin IOUT2. Permitted only when the current sources are set to 10 μA or 210 $\mu A.$		
103 to 102	IEXCEN1 to IEXCEN0	These bits are used to enable and disable the current sources. They also select the value of the excitation currents.				
		IEXCEN1	IEXCEN0	Current Source Value		
		0	0	Excitation currents disabled		
		0	1	10 μΑ		
		1	0	210 μΑ		
		1	1	1 mA		

OFFSET REGISTER

RS2, RS1, RS0 = 1, 1, 0; Power-On/Reset = 0x8000 (AD7795), 0x800000 (AD7794))

The offset register is a 16-bit register on the AD7795 and a 24-bit register on the AD7794. The offset register holds the offset calibration coefficient for the ADC and its power-on reset value is 0x8000/0x800000, for the AD7794/AD7795, respectively. The AD7794/AD7795 each have four offset registers. Channel AIN1 to Channel AIN3 have dedicated offset registers while the AIN4, AIN5, and AIN6 channels share an offset register. Each of these registers is a read/write register. The register is used in conjunction with its associated full-scale register to form a register pair. The power-on reset value is automatically overwritten if an internal or system zero-scale calibration is initiated by the user. The AD7794/AD7795 must be placed in power-down mode or idle mode when writing to the offset register.

FULL-SCALE REGISTER

RS2, RS1, RS0 = 1, 1, 1; Power-On/Reset = 0x5XXX (AD7795), 0x5XXX00 (AD7794)

The full-scale register is a 16-bit register on the AD7795 and a 24-bit register on the AD7794. The full-scale register holds the full-scale calibration coefficient for the ADC. The AD7794/ AD7795 each have four full-scale registers. The AIN1, AIN2, and AIN3 channels have dedicated full-scale registers, while the AIN4, AIN5, and AIN6 channels share a register. The full-scale registers are read/write registers. However, when writing to the full-scale registers, the ADC must be placed in power-down mode or idle mode. These registers are configured on power-on with factory calibrated full-scale calibration coefficients, the calibration being performed at gain = 1. Therefore, every device has different default coefficients. The coefficients are different, depending on whether the internal reference or an external reference is selected. The default value is automatically overwritten if an internal or system full-scale calibration is initiated by the user or the full-scale register is written to.

ADC CIRCUIT INFORMATION OVERVIEW

The AD7794/AD7795 are low power ADCs that incorporate a Σ - Δ modulator, buffer, reference, in-amp, and on-chip digital filtering, which are intended for the measurement of wide dynamic range, low frequency signals (such as those in pressure transducers), weigh scales, and temperature measurement applications.

Each part has six differential inputs that can be buffered or unbuffered. The devices operate with an internal 1.17 V reference or by using an external reference. Figure 12 shows the basic connections required to operate the parts.

The output rate of the AD7794/AD7795 (f_{ADC}) is user programmable. The allowable update rates, along with the corresponding settling times, are listed in Table 19 for chop enabled. With chop disabled, the allowable update rates remain unchanged, but the settling time equals $1/f_{ADC}$. Normal mode rejection is the major function of the digital filter. Simultaneous 50 Hz and 60 Hz rejection is optimized when the update rate equals 16.7 Hz or less, as notches are placed at both 50 Hz and 60 Hz with these update rates (see Figure 14).

The AD7794/AD7795 use slightly different filter types, depending on the output update rate, so that the rejection of quantization noise and device noise is optimized. When the update rate is 4.17 Hz to 12.5 Hz, a Sinc3 filter along with an averaging filter is used. When the update rate is 16.7 Hz to 39 Hz, a modified Sinc3 filter is used. This filter gives simultaneous 50 Hz/60 Hz rejection when the update rate equals 16.7 Hz. A Sinc4 filter is used when the update rate is 50 Hz to 242 Hz. Finally, an integrate-only filter is used when the update rate equals 470 Hz. Figure 13 to Figure 16 show the frequency response of the different filter types for some of the update rates when chop is enabled. In this mode, the settling time equals twice the update rate. Figure 17 to Figure 20 show the filter response with chop disabled.




Figure 12. Basic Connection Diagram




Figure 13. Filter Response with Update Rate = 4.17 Hz (Chop Enabled)




Figure 14. Filter Response with Update Rate = 16.7 Hz (Chop Enabled)




Figure 15. Filter Response with Update Rate = 242 Hz (Chop Enabled)





Figure 16. Filter Response with Update Rate = 470 Hz (Chop Enabled)








Figure 18. Filter Response with Update Rate = 16.7 Hz (Chop Disabled)




Figure 19. Filter Response at 242 Hz Update Rate (Chop Disabled)




Figure 20. Filter Response at 470 Hz Update Rate (Chop Disabled)

DIGITAL INTERFACE

As previously outlined in the On-Chip Registers section, the programmable functions of the AD7794/AD7795 are controlled using a set of on-chip registers. Data is written to these registers via the serial interface. Read access to the on-chip registers is also provided by this interface. All communications with the parts must start with a write to the communications register. After power-on or reset, each device expects a write to its communications register. The data written to this register determines whether the next operation is a read operation or a write operation, and determines to which register this read or write operation occurs. Therefore, write access to any of the other registers on the parts begins with a write operation to the communications register, followed by a write to the selected register. A read operation from any other register (except when continuous read mode is selected) starts with a write to the communications register, followed by a read operation from the selected register.

The serial interface of the AD7794/AD7795 consists of four signals: $\overline{\text{CS}}$, DIN, SCLK, and DOUT/ $\overline{\text{RDY}}$. The DIN line is used

to transfer data into the on-chip registers, while DOUT/ \overline{RDY} is used for accessing data from the on-chip registers. SCLK is the serial clock input for the devices, and all data transfers (either on DIN or DOUT/ \overline{RDY}) occur with respect to the SCLK signal. The DOUT/ \overline{RDY} pin also operates as a data ready signal; the line goes low when a new data-word is available in the output register. It is reset high when a read operation from the data register is complete. It also goes high prior to the updating of the data register to indicate when not to read from the device, to ensure that a data read is not attempted while the register is being updated. \overline{CS} is used to select a device. It can be used to decode the AD7794/AD7795 in systems where several components are connected to the serial bus.


Figure 3 and Figure 4 show timing diagrams for interfacing to the AD7794/AD7795 with \overline{CS} , which is being used to decode the parts. Figure 3 shows the timing for a read operation from the output shift register of the AD7794/AD7795, while Figure 4 shows the timing for a write operation to the input shift register. It is possible to read the same word from the data register several times, even though the DOUT/ \overline{RDY} line returns high after the first read operation. However, care must be taken to ensure that the read operations have been completed before the next output update occurs. In continuous read mode, the data register can be read only once.

The serial interface can operate in 3-wire mode by tying $\overline{\text{CS}}$ low. In this case, the SCLK, DIN, and DOUT/ $\overline{\text{RDY}}$ lines are used to communicate with the AD7794/AD7795. The end of the conversion can be monitored using the $\overline{\text{RDY}}$ bit in the status register. This scheme is suitable for interfacing to microcontrollers. If $\overline{\text{CS}}$ is required as a decoding signal, it can be generated from a port pin. For microcontroller interfaces, it is recommended that SCLK idle high between data transfers.

The AD7794/AD7795 can be operated with $\overline{\text{CS}}$ being used as a frame synchronization signal. This scheme is useful for DSP interfaces. In this case, the first bit (MSB) is effectively clocked out by $\overline{\text{CS}}$, because $\overline{\text{CS}}$ normally occurs after the falling edge of SCLK in DSPs. The SCLK can continue to run between data transfers, provided the timing numbers are obeyed.

The serial interface can be reset by writing a series of 1s on the DIN input. If a Logic 1 is written to the AD7794/AD7795 line for at least 32 serial clock cycles, the serial interface is reset. This ensures that the interface can be reset to a known state if the interface gets lost due to a software error or some glitch in the system. Reset returns the interface to the state in which it is expecting a write to the communications register. This operation resets the contents of all registers to their power-on values. Following a reset, the user should allow a period of 500 µs before addressing the serial interface.

The AD7794/AD7795 can be configured to continuously convert or perform a single conversion (see Figure 21 through Figure 23).



Single Conversion Mode

In single conversion mode, the AD7794/AD7795 are placed in shutdown mode between conversions. When a single conversion is initiated by setting MD2 to 0, MD1 to 0, and MD0 to 1 in the mode register, the AD7794/AD7795 power up, perform a single conversion, and then return to shutdown mode. The on-chip oscillator requires 1 ms to power up. A conversion requires a time period of $2 \times t_{ADC}$. DOUT/RDY goes low to indicate the completion of a conversion. When the dataword has been read from the data register, DOUT/RDY goes high. If \overline{CS} is low, DOUT/RDY remains high until another conversion is initiated and completed. The data register can be read several times, if required, even when DOUT/RDY has gone high.

Continuous Conversion Mode

This is the default power-up mode. The AD7794/AD7795 continuously convert with the $\overline{\text{RDY}}$ pin in the status register going low each time a conversion is complete. If $\overline{\text{CS}}$ is low, the DOUT/ $\overline{\text{RDY}}$ line also goes low when a conversion is complete. To read a conversion, the user writes to the communications register, indicating that the next operation is a read of the data register. The digital conversion is placed on the DOUT/ $\overline{\text{RDY}}$ pin as soon as SCLK pulses are applied to the ADC. DOUT/ $\overline{\text{RDY}}$ returns high when the conversion is read. The user can read this register additional times, if required. However, the user must ensure that the data register is not being accessed at the completion of the next conversion, or else the new conversion word is lost.

Continuous Read

Rather than write to the communications register each time a conversion is complete to access the data, the AD7794/AD7795 can be configured so that the conversions are placed on the DOUT/RDY line automatically. By writing 01011100 to the communications register, the user need only apply the appropriate number of SCLK cycles to the ADC. The 24-bit word is automatically placed on the DOUT/RDY line when a conversion is complete. The ADC should be configured for continuous conversion mode.

When DOUT/ $\overline{\text{RDY}}$ goes low to indicate the end of a conversion, sufficient SCLK cycles must be applied to the ADC, and the data conversion is placed on the DOUT/ $\overline{\text{RDY}}$ line. When the conversion is read, DOUT/ $\overline{\text{RDY}}$ returns high until the next conversion is available.

In this mode, the data can be read only once. Also, the user must ensure that the data-word is read before the next conversion is complete. If the user has not read the conversion before the completion of the next conversion, or if insufficient serial clocks are applied to the AD7794/AD7795 to read the word, the serial output register is reset when the next conversion is complete. The new conversion is then placed in the output serial register.

To exit the continuous read mode, the instruction 01011000 must be written to the communications register while the RDY pin is low. While in the continuous read mode, the ADC monitors activity on the DIN line so that it can receive the instruction to exit the continuous read mode. Additionally, a reset occurs if 32 consecutive 1s are seen on DIN. Therefore, DIN should be held low in continuous read mode until an instruction is to be written to the device.

CIRCUIT DESCRIPTION ANALOG INPUT CHANNEL

The AD7794/AD7795 have six differential analog input channels. These are connected to the on-chip buffer amplifier when the devices are operated in buffered mode. When in unbuffered mode, the channels connect directly to the modulator. In buffered mode (the BUF bit in the configuration register is set to 1), the input channel feeds into a high impedance input stage of the buffer amplifier. Therefore, the input can tolerate significant source impedances and is tailored for direct connection to external resistive-type sensors such as strain gages or resistance temperature detectors (RTDs).

When BUF = 0, the parts operate in unbuffered mode. This results in a higher analog input current. Note that this unbuffered input path provides a dynamic load to the driving source. Therefore, resistor/capacitor combinations on the input pins can cause gain errors, depending on the output impedance of the source that is driving the ADC input. Table 22 shows the allowable external resistance/capacitance values for unbuffered mode so that no gain error at the 20-bit level is introduced.

Capacitance (pF)	Resistance (Ω)				
50	9 k				
100	6 k				
500	1.5 k				
1000	900				
5000	200				

The AD7794/AD7795 can be operated in unbuffered mode only when the gain equals 1 or 2. At higher gains, the buffer is automatically enabled. The absolute input voltage range in buffered mode is restricted to a range between GND + 100 mV and AV_{DD} – 100 mV. When the gain is set to 4 or higher, the in-amp is enabled. The absolute input voltage range when the inamp is active is restricted to a range between GND + 300 mV and AV_{DD} – 1.1 V. Care must be taken in setting up the commonmode voltage so that these limits are not exceeded. Otherwise, there is degradation in linearity and noise performance.

The absolute input voltage in unbuffered mode includes the range between GND – 30 mV and AV_{DD} + 30 mV as a result of being unbuffered. The negative absolute input voltage limit does allow the possibility of monitoring small, true bipolar signals with respect to GND.

INSTRUMENTATION AMPLIFIER

Amplifying the analog input signal by a gain of 1 or 2 is performed digitally within the AD7794/AD7795. However, when the gain equals 4 or higher, the output from the buffer is applied to the input of the on-chip instrumentation amplifier. This low noise in-amp means that signals of small amplitude can be gained within the AD7794/AD7795 while still maintaining excellent noise performance. For example, when the gain is set to 64, the rms noise is 40 nV typically, which is equivalent to 21 bits effective resolution or 18.5 bits peak-topeak resolution.

Each AD7794/AD7795 can be programmed to have a gain of 1, 2, 4, 8, 16, 32, 64, and 128 using Bit G2 to Bit G0 in the configuration register. Therefore, with an external 2.5 V reference, the unipolar ranges are from 0 mV to 20 mV to 0 V to 2.5 V and the bipolar ranges are from ± 20 mV to ± 2.5 V. When the in-amp is active (gain ≥ 4), the common-mode voltage ((AIN(+) + AIN(-))/2) must be greater than or equal to 0.5 V when chop is enabled. With chop disabled, and with the AMP-CM bit set to 1 to prevent degradation in the common-mode rejection, the allowable common-mode voltage is limited to between

$$0.2 + (Gain/2 \times (AIN(+) - AIN(-)))$$

and

 $AV_{DD} - 0.2 - (Gain/2 \times (AIN(+) - AIN(-)))$

If the AD7794/AD7795 are operated with an external reference that has a value equal to AV_{DD} , for correct operation, the analog input signal must be limited to 90% of V_{REF} /gain when the inamp is active.

BIPOLAR/UNIPOLAR CONFIGURATION

The analog input to the AD7794/AD7795 can accept either unipolar or bipolar input voltage ranges. A bipolar input range does not imply that the parts can tolerate negative voltages with respect to system GND. Unipolar and bipolar signals on the AIN(+) input are referenced to the voltage on the AIN(-) input. For example, if AIN(-) is 2.5 V and the ADC is configured for unipolar mode with a gain of 1, the input voltage range on the AIN(+) pin is 2.5 V to 5 V.

If the ADC is configured for bipolar mode, the analog input range on the AIN(+) input is 0 V to 5 V. The bipolar/unipolar option is chosen by programming the U/\overline{B} bit in the configuration register.

DATA OUTPUT CODING

When the ADC is configured for unipolar operation, the output code is natural (straight) binary with a zero differential input voltage resulting in a code of 00...00, a miscalled voltage resulting in a code of 100...000, and a full-scale input voltage resulting in a code of 111...111. The output code for any analog input voltage can be represented as

 $Code = (2^N \times AIN \times GAIN)/V_{REF}$

When the ADC is configured for bipolar operation, the output code is offset binary with a negative full-scale voltage resulting in a code of 000...000, a zero differential input voltage resulting in a code of 100...000, and a positive full-scale input voltage resulting in a code of 111...111. The output code for any analog input voltage can be represented as

 $Code = 2^{N-1} \times [(AIN \times GAIN/V_{REF}) + 1]$

where:

AIN is the analog input voltage. GAIN is the in-amp setting (1 to 128). N = 24.

BURNOUT CURRENTS

The AD7794/AD7795 contain two 100 nA constant current generators, one sourcing current from AV_{DD} to AIN(+), and one sinking current from AIN(-) to GND. The currents are switched to the selected analog input pair. Both currents are either on or off, depending on the burnout current enable (BO) bit in the configuration register. These currents can be used to verify that an external transducer is still operational before attempting to take measurements on that channel. Once the burnout currents are turned on, they flow in the external transducer circuit, and a measurement of the input voltage on the analog input channel can be taken. If the resulting voltage measured is full scale, the user needs to verify why this is the case. A full-scale reading could mean that the front-end sensor is open circuit. It could also mean that the front-end sensor is overloaded and is justified in outputting full scale, or that the reference may be absent and the NOXREF bit is set, thus clamping the data to all 1s.

When reading all 1s from the output, the user needs to check these three cases before making a judgment. If the voltage measured is 0 V, it may indicate that the transducer has short circuited. For normal operation, these burnout currents are turned off by writing a 0 to the BO bit in the configuration register. The current sources work over the normal absolute input voltage range specifications with buffers on.

EXCITATION CURRENTS

The AD7794/AD7795 also contain two matched, software configurable, constant current sources that can be programmed to equal 10 μ A, 210 μ A, or 1 mA. Both source currents from AV_{DD} are directed to either the IOUT1 or IOUT2 pin of the device. These current sources are controlled via bits in the IO register. The configuration bits enable the current sources and direct the current sources to IOUT1 or IOUT2, along with selecting the value of the current. These current sources can be used to excite external resistive bridge or RTD sensors.

BIAS VOLTAGE GENERATOR

A bias voltage generator is included on the AD7794/AD7795. It biases the negative terminal of the selected input channel to $AV_{\rm DD}/2$. This function is available on inputs AIN1(-) to AIN3(-). It is useful in thermocouple applications, as the voltage generated by the thermocouple must be biased about some dc voltage if the gain is greater than 2. This is necessary because the instrumentation amplifier requires headroom. If there is no headroom, signals close to GND or $AV_{\rm DD}$ do not convert accurately.

The bias voltage generator is controlled using the VBIAS1 and VBIAS0 bits in conjunction with the BOOST bit in the configuration register. The power-up time of the bias voltage generator is dependent on the load capacitance. To accommodate higher load capacitances, each AD7794/AD7795 has a BOOST bit. When this bit is set to 1, the current consumed by the bias voltage generator is increased so that power-up time is reduced considerably. Figure 11 shows the power-up times when BOOST equals 0 and BOOST equals 1 for different load capacitances. The current consumption of the AD7794/AD7795 increases by 40 μ A when the bias voltage generator is enabled, and BOOST equals 0. With the BOOST function enabled, the current consumption increases by 250 μ A.

REFERENCE

The AD7794/AD7795 have embedded 1.17 V references. These references can be used to supply the ADC or external references can be applied. The embedded references are low noise, low drift references with 4 ppm/°C drift typically. For external references, the ADC has a fully differential input capability for the channel. In addition, the user has the option of selecting one of two external reference options (REFIN1 or REFIN2). The reference source for the AD7794/AD7795 is selected using the REFSEL1 and REFSEL0 bits in the configuration register. When the internal reference is selected, it is internally connected to the modulator (it is not available on the REFIN pins).

The common-mode range for these differential inputs is from GND to AV_{DD}. The reference input is unbuffered; therefore, excessive R-C source impedances introduce gain errors. The reference voltage REFIN (REFIN(+) – REFIN(-)) is 2.5 V nominal, but the AD7794/AD7795 are functional with reference voltages from 0.1 V to AV_{DD}. In applications where the excitation (voltage or current) for the transducer on the analog

input also drives the reference voltage for the parts, the effect of the low frequency noise in the excitation source is removed, because the application is ratiometric. If the AD7794/AD7795 are used in nonratiometric applications, a low noise reference should be used.

Recommended 2.5 V reference voltage sources for the AD7794/AD7795 include the ADR381 and ADR391, which are low noise, low power references. Also, note that the reference inputs provide a high impedance, dynamic load. Because the input impedance of each reference input is dynamic, resistor/capacitor combinations on these inputs can cause dc gain errors, depending on the output impedance of the source driving the reference inputs.

Reference voltage sources (for example, the ADR391) typically have low output impedances and are, therefore, tolerant to having decoupling capacitors on REFIN(+) without introducing gain errors in the system. Deriving the reference input voltage across an external resistor means that the reference input sees a significant external source impedance. External decoupling on the REFIN pins is not recommended in this type of circuit configuration.

REFERENCE DETECT

The AD7794/AD7795 include on-chip circuitry to detect if they have a valid reference for conversions or calibrations when the user selects an external reference as the reference source. This feature is enabled when the REF_DET bit in the configuration register is set to 1. If the voltage between the selected REFIN(+) and REFIN(-) pins goes below 0.3 V, or either the REFIN(+) or REFIN(-) inputs are open circuit, the AD7794/AD7795 detect that they no longer have valid references. In this case, the NOXREF bit of the status register is set to 1. If the AD7794/ AD7795 are performing normal conversions and the NOXREF bit becomes active, the conversion results revert to all 1s. Therefore, it is not necessary to continuously monitor the status of the NOXREF bit when performing conversions. It is only necessary to verify its status if the conversion result read from the ADC data register is all 1s. If the AD7794/AD7795 are performing either offset or full-scale calibrations and the NOXREF bit becomes active, the updating of the respective calibration registers is inhibited to avoid loading incorrect coefficients to these registers, and the ERR bit in the status register is set. If the user is concerned about verifying that a valid reference is in place every time a calibration is performed, the status of the ERR bit should be checked at the end of the calibration cycle.

RESET

The circuitry and serial interface of the AD7794/AD7795 can be reset by writing 32 consecutive 1s to the device. This resets the logic, the digital filter, and the analog modulator, and all onchip registers are reset to their default values. A reset is automatically performed on power-up. When a reset is initiated, the user must allow a period of 500 µs before accessing any of the on-chip registers. A reset is useful if the serial interface becomes asynchronous due to noise on the SCLK line.

AV_{DD} MONITOR

Along with converting external voltages, the ADC can be used to monitor the voltage on the AV_{DD} pin. When Bit CH2 to Bit CH0 equals 1, the voltage on the AV_{DD} pin is internally attenuated by 6, and the resulting voltage is applied to the Σ - Δ modulator using an internal 1.17 V reference for analog-to-digital conversion. This is useful because variations in the power supply voltage can be monitored.

CALIBRATION

The AD7794/AD7795 provide four calibration modes that can be programmed via the mode bits in the mode register. These are internal zero-scale calibration, internal full-scale calibration, system zero-scale calibration, and system full-scale calibration, which effectively reduce the offset error and full-scale error to the order of the noise. After each conversion, the ADC conversion result is scaled using the ADC calibration registers before being written to the data register. The offset calibration coefficient is subtracted from the result prior to multiplication by the full-scale coefficient.

To start a calibration, write the relevant value to the MD2 to MD0 bits in the mode register. After the calibration is completed, the contents of the corresponding calibration registers are updated, the $\overline{\text{RDY}}$ bit in the status register is set, the DOUT/ $\overline{\text{RDY}}$ pin goes low (if $\overline{\text{CS}}$ is low), and the AD7794/AD7795 revert to idle mode.

During an internal zero-scale or full-scale calibration, the respective zero input and full-scale input are automatically connected internally to the ADC input pins. A system calibration, however, expects the system zero-scale and system full-scale voltages to be applied to the ADC pins before initiating the calibration mode. In this way, external ADC errors are removed.

From an operational point of view, a calibration should be treated like another ADC conversion. A zero-scale calibration, if required, should always be performed before a full-scale calibration. System software should monitor the $\overline{\text{RDY}}$ bit in the status register or the DOUT/ $\overline{\text{RDY}}$ pin to determine the end of calibration via a polling sequence or an interrupt-driven routine.

With chop enabled, both an internal offset calibration and a system offset calibration take two conversion cycles. With chop enabled, an internal offset calibration is not needed because the ADC itself removes the offset continuously. With chop disabled, an internal offset calibration or system offset calibration takes one conversion cycle to complete. Internal offset calibrations are required with chop disabled and should occur before the full-scale calibration.

To perform an internal full-scale calibration, a full-scale input voltage is automatically connected to the selected analog input for this calibration. When the gain equals 1, a calibration takes two conversion cycles to complete when chop is enabled and

one conversion cycle when chop is disabled. For higher gains, four conversion cycles are required to perform the full-scale calibration when chop is enabled, and two conversion cycles when chop is disabled. DOUT/RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel. Internal full-scale calibrations cannot be performed when the gain equals 128. With this gain setting, a system full-scale calibration can be performed. A full-scale calibration is required each time the gain of a channel is changed to minimize the full-scale error.

An internal full-scale calibration can be performed at specified update rates only. For gains of 1, 2, and 4, an internal full-scale calibration can be performed at any update rate. However, for higher gains, internal full-scale calibrations can be performed only when the update rate is less than or equal to 16.7 Hz, 33.3 Hz, and 50 Hz. However, the full-scale error does not vary with update rate, so a calibration at one update is valid for all update rates (assuming the gain or reference source is not changed).

A system full-scale calibration takes two conversion cycles to complete, irrespective of the gain setting when chop is enabled and one conversion cycle when chop is disabled. A system fullscale calibration can be performed at all gains and all update rates. With chop disabled, the offset calibration (internal or system offset) should be performed before the system full-scale calibration is initiated.

GROUNDING AND LAYOUT

Because the analog inputs and reference inputs of the ADC are differential, most of the voltages in the analog modulator are common-mode voltages. The excellent common-mode rejection of the part removes common-mode noise on these inputs. The digital filter provides rejection of broadband noise on the power supply, except at integer multiples of the modulator sampling frequency. The digital filter also removes noise from the analog and reference inputs, provided that these noise sources do not saturate the analog modulator. As a result, the AD7794/AD7795 are more immune to noise interference than conventional high resolution converters. However, because the resolution of the AD7794/AD7795 is so high, and the noise levels from the AD7794/AD7795 are so low, care must be taken with regard to grounding and layout.

The printed circuit board that houses the AD7794/AD7795 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. A minimum etch technique is generally best for ground planes because it gives the best shielding.

It is recommended that the GND pin of the AD7794/AD7795 be tied to the AGND plane of the system. In any layout, it is important that the user keep in mind the flow of currents in the system, ensuring that the return paths for all currents are as close as possible to the paths the currents took to reach their destinations. Avoid forcing digital currents to flow through the AGND sections of the layout.

The ground plane of the AD7794/AD7795 should be allowed to run under the AD7794/AD7795 to prevent noise coupling. The power supply lines to the AD7794/AD7795 should use as wide a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals, such as clocks, should be shielded with digital ground to avoid radiating noise to other sections of the board. In addition, clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is the best, but it is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, while signals are placed on the solder side.

Good decoupling is important when using high resolution ADCs. AV_{DD} should be decoupled with 10 μ F tantalum in parallel with 0.1 μ F capacitors to GND. DV_{DD} should be decoupled with 10 μ F tantalum in parallel with 0.1 μ F capacitors to the system's DGND plane, with the system's AGND to DGND connection being close to the AD7794/AD7795. To achieve the best from these decoupling components, they should be placed as close as possible to the device, ideally right up against the device. All logic chips should be decoupled with 0.1 μ F ceramic capacitors to DGND.

APPLICATIONS INFORMATION

The AD7794/AD7795 offer low cost, high resolution analog-todigital functions. Because the analog-to-digital function is provided by a Σ - Δ architecture, it makes the parts more immune to noisy environments, making them ideal for use in sensor measurement, and industrial and process control applications.

FLOWMETER

Figure 24 shows the AD7794/AD7795 being used in a flowmeter application that consists of two pressure transducers, with the rate of flow being equal to the pressure difference. The pressure transducers shown are the BP01 from Sensym. The pressure transducers are arranged in a bridge network and give a differential output voltage between its OUT+ and OUT– terminals. With rated full-scale pressure (in this case 300 mmHg) on the transducer, the differential output voltage is 3 mV/V of the input voltage (that is, the voltage between the IN(+) and IN(-) terminals).

Assuming a 5 V excitation voltage, the full-scale output range from the transducer is 15 mV. The excitation voltage for the bridge can be used to directly provide the reference for the ADC, as the reference input range includes the supply voltage. A second advantage of using the AD7794/AD7795 in transducerbased applications is that the low-side power switch can be fully utilized in low power applications. The low-side power switch is connected in series with the cold side of the bridges. In normal operation, the switch is closed and measurements can be taken. In applications where power is of concern, the AD7794/AD7795 can be placed in standby mode, thus significantly reducing the power consumed in the application. In addition, the low-side power switch can be opened while in standby mode, thus avoiding unnecessary power consumption by the front-end transducers. When the parts are taken out of standby mode, and the low-side power switch is closed, the user should ensure that the front-end circuitry is fully settled before attempting a read from the AD7794/AD7795.

In the diagram, temperature compensation is performed using a thermistor. The on-chip excitation current supplies the thermistor. In addition, the reference voltage for the temperature measurement is derived from a precision resistor in series with the thermistor. This allows a ratiometric measurement so that variation of the excitation current has no effect on the measurement (it is the ratio of the precision reference resistance to the thermistor resistance that is measured).





Figure 24. Typical Application (Flowmeter)

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AD Figure 25. 24-Lead Thin Shrink Small Outline Package [TSSOP] (RU-24)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7794BRU	-40°C to +105°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
AD7794BRU-REEL	-40°C to +105°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
AD7794BRUZ ¹	-40°C to +105°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
AD7794BRUZ-REEL ¹	-40°C to +105°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
AD7794CRUZ ¹	-40°C to +125°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
AD7794CRUZ-REEL ¹	-40°C to +125°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
AD7795BRUZ ¹	-40°C to +105°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
AD7795BRUZ-REEL ¹	-40°C to +105°C	24-Lead Thin Shrink Small Outline Package [TSSOP]	RU-24
EVAL-AD7794EB		Evaluation Board	
EVAL-AD7795EB		Evaluation Board	

 1 Z = RoHS Compliant Part.

©2004-2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04854-0-3/07(D)



www.analog.com