

The device contains 13 active transistors.

Figure 2. Representative Device Symbol and Schematic Diagram

MAXIMUM RATINGS (Full operating ambient temperature range applies, unless otherwise noted)

Rating	Symbol	Value	Unit
Cathode to Anode Voltage	V_{KA}	18	V
Cathode Current Range, Continuous	I_K	−20 to 25	mA
Reference Input Current Range, Continuous	I_{ref}	− 0.05 to 10	mA
Thermal Characteristics			°C/W
LP Suffix Package, TO−92−3 Package			
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	178	
Thermal Resistance, Junction−to−Case	$R_{\theta JC}$	83	
SN Suffix Package, TSOP−5 Package			
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	226	
SN1 Suffix Package, SOT−23−3 Package			
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$	491	
Operating Junction Temperature	T_J	150	°C
Operating Ambient Temperature Range	T_A	− 40 to 85	°C
Storage Temperature Range	T_{stg}	− 65 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: This device series contains ESD protection and exceeds the following tests: Human Body Model 2000 V per MIL−STD−883, Method 3015. Machine Model Method 200 V.

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

RECOMMENDED OPERATING CONDITIONS

Condition	Symbol	Min	Max	Unit
Cathode to Anode Voltage	V_{KA}	V_{ref}	16	V
Cathode Current	I_K	0.1	20	mA

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	TLV431A			TLV431B			Unit
		Min	Typ	Max	Min	Typ	Max	
Reference Voltage (Figure 3) (V_{KA} = V_{ref}, I_K = 10 mA, T_A = 25°C) (T_A = T_{low} to T_{high}, Note 1)	V_{ref}	 1.228 1.215	 1.240 –	 1.252 1.265	 1.234 1.228	 1.240 –	 1.246 1.252	V
Reference Input Voltage Deviation Over Temperature (Figure 3) (V_{KA} = V_{ref}, I_K= 10 mA, T_A = T_{low} to T_{high}, Note 1)	ΔV_{ref}	–	7.2	20	–	7.2	20	mV
Ration of Reference Input Voltage Change to Cathode Voltage Change (Figure 4) (V_{KA} = V_{ref} to 16 V, I_K= 10 mA)	$\frac{\Delta V_{ref}}{\Delta V_{KA}}$	–	−0.6	−1.5	–	−0.6	−1.5	$\frac{mV}{V}$
Reference Terminal Current (Figure 4) (I_K = 10 mA, R1 = 10 kΩ, R2 = open)	I_{ref}	–	0.15	0.3	–	0.15	0.3	μA
Reference Input Current Deviation Over Temperature (Figure 4) (I_K = 10 mA, R1 = 10 kΩ, R2 = open, Notes 1, 2)	ΔI_{ref}	–	0.04	0.08	–	0.04	0.08	μA
Minimum Cathode Current for Regulation (Figure 3)	$I_{K(min)}$	–	55	80	–	55	80	μA
Off−State Cathode Current (Figure 5) (V_{KA} = 6.0 V, V_{ref} = 0) (V_{KA} = 16 V, V_{ref} = 0)	$I_{K(off)}$	 – –	 0.01 0.012	 0.04 0.05	 – –	 0.01 0.012	 0.04 0.05	μA
Dynamic Impedance (Figure 3) (V_{KA} = V_{ref}, I_K =0.1 mA to 20 mA, f ≤ 1.0 kHz, Note 3)	$\lvert Z_{KA} \rvert$	–	0.25	0.4	–	0.25	0.4	Ω

1. Ambient temperature range: T_{low} = −40°C, T_{high} = 85°C.
2. The deviation parameters ΔV_{ref} and ΔI_{ref} are defined as the difference between the maximum value and minimum value obtained over the full operating ambient temperature range that applied.



The average temperature coefficient of the reference input voltage, αV_{ref} is defined as:

$$\alpha V_{ref}\left(\frac{ppm}{°C}\right) = \frac{\left(\frac{(\Delta V_{ref})}{V_{ref}\ (T_A = 25°C)} \times 10^6\right)}{\Delta T_A}$$

αV_{ref} can be positive or negative depending on whether V_{ref} Min or V_{ref} Max occurs at the lower ambient temperature, refer to Figure 8.

Example: ΔV_{ref} = 7.2 mV and the slope is positive,
V_{ref} @ 25°C = 1.241 V
ΔT_A = 125°C

$$\alpha V_{ref}\left(\frac{ppm}{°C}\right) = \frac{\frac{0.0072}{1.241} \times 10^6}{125} = 46\ ppm/°C$$

3. The dynamic impedance Z_{KA} is defined as:

$$\lvert Z_{KA} \rvert = \frac{\Delta V_{KA}}{\Delta I_K}$$

When the device is operating with two external resistors, R1 and R2, (refer to Figure 4) the total dynamic impedance of the circuit is given by:

$$\lvert Z_{KA}' \rvert = \lvert Z_{KA} \rvert \times \left(1 + \frac{R1}{R2}\right)$$



Figure 3. Test Circuit for $V_{KA} = V_{ref}$



Figure 4. Test Circuit for $V_{KA} > V_{ref}$



Figure 5. Test Circuit for $I_{K(off)}$



Figure 6. Cathode Current vs. Cathode Voltage



Figure 7. Cathode Current vs. Cathode Voltage



Figure 8. Reference Input Voltage versus Ambient Temperature



Figure 9. Reference Input Current versus Ambient Temperature



Figure 10. Reference Input Voltage Change versus Cathode Voltage



Figure 11. Off−State Cathode Current versus Cathode Voltage



Figure 12. Off−State Cathode Current versus Ambient Temperature



Figure 13. Dynamic Impedance versus Frequency



Figure 14. Dynamic Impedance versus Ambient Temperature



Figure 15. Open−Loop Voltage Gain versus Frequency



Figure 16. Spectral Noise Density



Figure 17. Pulse Response



Figure 18. Stability Boundary Conditions



Unstable Regions	V_{KA} (V)	R1 (kΩ)	R2 (kΩ)
A, C	V_{ref}	0	∞
B, D	5.0	30.4	10

Figure 19. Test Circuit for Figure 18

Stability

Figures 18 and 19 show the stability boundaries and circuit configurations for the worst case conditions with the load capacitance mounted as close as possible to the device. The required load capacitance for stable operation can vary depending on the operating temperature and capacitor equivalent series resistance (ESR). Ceramic or tantalum surface mount capacitors are recommended for both temperature and ESR. The application circuit stability should be verified over the anticipated operating current and temperature ranges.

TYPICAL APPLICATIONS



Figure 20. Shunt Regulator



Figure 21. High Current Shunt Regulator



Figure 22. Output Control for a Three Terminal Fixed Regulator



Figure 23. Series Pass Regulator



Figure 24. Constant Current Source



Figure 25. Constant Current Sink



Figure 26. TRIAC Crowbar



Figure 27. SCR Crowbar



L.E.D. indicator is 'ON' when V_{in} is between the upper and lower limits,

$$\text{Lower limit} = \left(1 + \frac{R1}{R2}\right) V_{ref}$$

$$\text{Upper limit} = \left(1 + \frac{R3}{R4}\right) V_{ref}$$

Figure 28. Voltage Monitor



Figure 29. Linear Ohmmeter



Figure 30. Simple 400 mW Phono Amplifier



Figure 31. Isolated Output Line Powered Switching Power Supply

The above circuit shows the TLV431A/B as a compensated amplifier controlling the feedback loop of an isolated output line powered switching regulator. The output voltage is programmed to 3.3 V by the resistors values selected for R1 and R2. The minimum output voltage that can be programmed with this circuit is 2.64 V, and is limited by the sum of the reference voltage (1.24 V) and the forward drop of the optocoupler light emitting diode (1.4 V). Capacitor C1 provides loop compensation.

PIN CONNECTIONS AND DEVICE MARKING

TO−92



1. Reference
2. Anode
3. Cathode

TSOP−5



(Top View)

XXX = Specific Device Code
A = Assembly Location
Y = Year
L = Wafer Lot
WW, W = Work Week
▪ = Pb−Free Package
(Note: Microdot may be in either location)

SOT−23−3



(Top View)

XXX = Specific Device Code
M = Date Code
▪ = Pb−Free Package
(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Device Code	Package	Shipping†
TLV431ALPG	ALP	TO−92−3 (Pb−Free)	6000/Box
TLV431ALPRAG	ALP	TO−92−3 (Pb−Free)	2000/Tape & Reel
TLV431ALPREG	ALP	TO−92−3 (Pb−Free)	2000/Tape & Reel
TLV431ALPRMG	ALP	TO−92−3 (Pb−Free)	2000/Ammo Pack
TLV431ALPRPG	ALP	TO−92−3 (Pb−Free)	2000/Ammo Pack
TLV431ASNT1	RAA	TSOP−5	3000/Tape & Reel
TLV431ASNT1G	RAA	TSOP−5 (Pb−Free, Halide−Free)	3000/Tape & Reel
TLV431ASN1T1G	RAF	SOT−23−3 (Pb−Free, Halide−Free)	3000/Tape & Reel
TLV431BLPG	BLP	TO−92−3 (Pb−Free)	6000/Box
TLV431BLPRAG	BLP	TO−92−3 (Pb−Free)	2000/Tape & Reel
TLV431BLPREG	BLP	TO−92−3 (Pb−Free)	2000/Tape & Reel
TLV431BLPRMG	BLP	TO−92−3 (Pb−Free)	2000/Ammo Pack
TLV431BLPRPG	BLP	TO−92−3 (Pb−Free)	2000/Ammo Pack
TLV431BSNT1	RAH	TSOP−5	3000/Tape & Reel
TLV431BSNT1G	RAH	TSOP−5 (Pb−Free, Halide−Free)	3000/Tape & Reel
TLV431BSN1T1	RAG	SOT−23−3	3000/Tape & Reel
TLV431BSN1T1G	RAG	SOT−23−3 (Pb−Free, Halide−Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TO−92 (TO−226)
LP SUFFIX
CASE 29−11
ISSUE AM



STRAIGHT LEAD
BULK PACK



SECTION X−X

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	0.175	0.205	4.45	5.20
B	0.170	0.210	4.32	5.33
C	0.125	0.165	3.18	4.19
D	0.016	0.021	0.407	0.533
G	0.045	0.055	1.15	1.39
H	0.095	0.105	2.42	2.66
J	0.015	0.020	0.39	0.50
K	0.500	---	12.70	---
L	0.250	---	6.35	---
N	0.080	0.105	2.04	2.66
P	---	0.100	---	2.54
R	0.115	---	2.93	---
V	0.135	---	3.43	---



BENT LEAD
TAPE & REEL
AMMO PACK



SECTION X−X

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND BEYOND DIMENSION K MINIMUM.

	MILLIMETERS	
DIM	MIN	MAX
A	4.45	5.20
B	4.32	5.33
C	3.18	4.19
D	0.40	0.54
G	2.40	2.80
J	0.39	0.50
K	12.70	---
N	2.04	2.66
P	1.50	4.00
R	2.93	---
V	3.43	---

PACKAGE DIMENSIONS

SOT−23−3
SN1 SUFFIX
CASE 318−08
ISSUE AN



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. 318−01 THRU −07 AND −09 OBSOLETE, NEW STANDARD 318−08.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
A	0.89	1.00	1.11	0.035	0.040	0.044
A1	0.01	0.06	0.10	0.001	0.002	0.004
b	0.37	0.44	0.50	0.015	0.018	0.020
c	0.09	0.13	0.18	0.003	0.005	0.007
D	2.80	2.90	3.04	0.110	0.114	0.120
E	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.081
L	0.10	0.20	0.30	0.004	0.008	0.012
L1	0.35	0.54	0.69	0.014	0.021	0.029
H_E	2.10	2.40	2.64	0.083	0.094	0.104

SOLDERING FOOTPRINT*



SOT−23−3

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSOP−5
SN SUFFIX
CASE 483−02
ISSUE H



NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

	MILLIMETERS	
DIM	MIN	MAX
A	3.00 BSC	
B	1.50 BSC	
C	0.90	1.10
D	0.25	0.50
G	0.95 BSC	
H	0.01	0.10
J	0.10	0.26
K	0.20	0.60
L	1.25	1.55
M	0 °	10 °
S	2.50	3.00

SOLDERING FOOTPRINT*



*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative