Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Packaging mechanical data1	2
6	Revision history1	14



1

Electrical ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	30	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽¹⁾	Drain current (continuous) at $T_C = 25 \text{ °C}$	160	А
۱ _D (1)	Drain current (continuous) at T _C = 100 °C	115	А
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	640	А
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 25 °C	36	А
I _D ⁽³⁾	Drain current (continuous) at T _{pcb} = 100 °C	26	А
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	144	А
P _{TOT} ⁽¹⁾	Total dissipation at $T_{C} = 25 \text{ °C}$	84	W
P _{TOT} ⁽³⁾	$_{\rm DT}^{(3)}$ Total dissipation at T _{pcb} = 25 °C		W
$E_{AS}^{(4)}$	E _{AS} ⁽⁴⁾ Single pulse avalanche energy		mJ
Тj	Operating junction temperature	55 to 450	
T _{stg}	Storage temperature	-55 to 150	°C

Table 2. Absolute maximum ratings

1. This value is rated according to $\ensuremath{\mathsf{R}_{\text{thj-c}}}$

2. Pulse width limited by safe operating area

3. This value is rated according to $\mathsf{R}_{\mathsf{thj-pcb}}$

4. L=1 mH, I_D =20 A, V_{DD} =25 V

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	R _{thj-pcb} ⁽¹⁾ Thermal resistance junction-pcb max		°C/W
R _{thj-case} Thermal resistance junction-case max		1.5	°C/W

1. When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 sec



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0$, $I_D = 1 \text{ mA}$	30			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0, V _{DS} = 24 V			500	μA
I _{GSS}	Gate-body leakage current	$V_{DS} = 0, V_{GS} = \pm 20 V$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 1 \text{ mA}$	1.2		2.3	V
R _{DS(on)}	Static drain-source	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 18 \text{ A}$		0.0016	0.0021	Ω
	on-resistance	V_{GS} = 4.5 V, I _D = 18 A		0.0025	0.0031	Ω

Table 4. On /off states

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V _{GS} = 0, V _{DS} = 25 V, f = 1 MHz	-	3245	-	pF
C _{oss}	Output capacitance		-	970	-	pF
C _{rss}	Reverse transfer capacitance		-	52	-	pF
Qg	Total gate charge	$V_{DD} = 15 \text{ V}, I_D = 36 \text{ A},$ $V_{GS} = 4.5 \text{ V}$ (see <i>Figure 13</i>)	-	20	-	nC
Q _{gs}	Gate-source charge		-	9.3	-	nC
Q _{gd}	Gate-drain charge		-	5.7	-	nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 15 V, I _D = 18 A, R _G = 4.7 Ω, V _{GS} = 4.5 V	-	12.4	-	ns
t _r	Rise time		-	21.3	-	ns
t _{d(off)}	Turn-off delay time		-	50.7	-	ns
t _f	Fall time		-	19.5	-	ns



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		120	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		480	Α
$V_{SD}^{(2)}$	Forward on voltage	V _{GS} = 0, I _{SD} = 2 A	-	0.4	0.7	V
t _{rr}	Reverse recovery time		-	46		ns
Q _{rr}	Reverse recovery charge $V_{GS} = 0 \text{ V}, I_D = 36 \text{ A},$ di/dt = 100 A/µs-46			nC		
I _{RRM}	Reverse recovery current					Α

Table 7. Source drain diode


1. Pulse width limited by safe operating area.

2. Pulsed: pulse duration = $300 \ \mu$ s, duty cycle 1.5%



GIPG230520141147SA

Vgs(V)



lр

(A)

60

50

30


20


10


0

0

1







40

VDS=4V

Figure 7. Static drain-source on-resistance

3

2

4

5








Figure 8. Capacitance variations








Figure 9. Normalized gate threshold voltage vs temperature





Figure 11. Normalized $V_{(BR)DSS}$ vs temperature





Test circuits 3

Figure 12. Switching times test circuit for resistive load




Figure 14. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive waveform

VD

ldм

lр

V(BR)DSS






Figure 13. Gate charge test circuit







Vdd

DocID024783 Rev 4

Vdd



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.







Figure 18. PowerFLAT™ 5x6 type S-C mechanical data



	Table 0: I Owell EAT	5x0 type 5-C mechani	
Dim		mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D		5.20	
D2	4.11		4.31
E		6.15	
е		1.27	
e1		0.65	
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
К	1.05		1.35
L	0.715		1.015

Table 8. PowerFLAT[™] 5x6 type S-C mechanical data





57

5 Packaging mechanical data







Figure 20. PowerFLAT™ 5x6 tape^(a)





a. All dimensions are in millimeters.







6 Revision history

Date	Revision	Changes
11-Jun-2013	1	First release.
26-May-2014	2	 Document status promoted from target to production data Modified: T_J value in <i>Table 2</i> Modified: the entire typical values in <i>Table 5</i>, 6, 7 Added: Section 2.1: Electrical characteristics (curves) Updated: Section 4: Package mechanical data Minor text changes
18-Jun-2014	3	 Added: E_{AS} value in <i>Table 2</i> Updated: Section 4: Package mechanical data Minor text changes
24-Jul-2014	4	 Modified: title and features Modified: P_{TOT} values in <i>Table 2</i> Modified: I_{SD} and I_{SDM} max values in <i>Table 7</i> Minor text changes

Table 9. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

