Contents STH150N10F7-2

### **Contents**

1	Electrical ratings	3
2	Electrical characteristics	
3	Test circuits	8
4	Package information	9
5	Packing information 1	13
6	Revision history	15



STH150N10F7-2 Electrical ratings

# 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	100	V	
V <sub>GS</sub>	Gate- source voltage	±20	V	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	110	Α	
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	110	Α	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed) T <sub>C</sub> = 25 °C	440	А	
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	250 W		
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy		mJ	
TJ	Operating junction temperature range	-55 to 175		
T <sub>stg</sub>	Storage temperature range	-55 to 175	°C	

<sup>1.</sup> Pulse width is limited by safe operating area

Table 3. Thermal data

Symbol	mbol Parameter		Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	0.6	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb max	35	°C/W

<sup>1.</sup> When mounted on 1 inch2 FR-4 board, 2 oz Cu

<sup>2.</sup> Starting  $T_j = 25$  °C,  $I_D = 30$  A,  $V_{DD} = 50$  V

Electrical characteristics STH150N10F7-2

### 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Table 4. On /off states

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
	Zero gate voltage	$V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}$			1	μΑ
I <sub>DSS</sub>		$V_{GS} = 0 \text{ V},$ $V_{DS} = 100 \text{ V}, T_{C} = 125 \text{ °C}^{(1)}$			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = +20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2.5		4.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 55 A		0.0034	0.0039	Ω

<sup>1.</sup> Defined by design, not subject to production test.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	8115	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS} = 50 \text{ V, f} = 1 \text{ MHz,}$	-	1510	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	67	-	pF
Qg	Total gate charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> =110 A,	-	117	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	47	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14)	-	26	-	nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	33	-	ns
t <sub>r</sub>	Rise time	$V_{DD} = 50 \text{ V}, I_{D} = 55 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 13</i> )	-	57	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	72	-	ns
t <sub>f</sub>	Fall time		-	33	-	ns

**7**//

4/16 DocID025859 Rev 3

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		110	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		440	Α
V <sub>SD</sub> (2)	Forward on voltage	I <sub>SD</sub> = 110 A, V <sub>GS</sub> = 0	-		1.2	٧
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 110 A, di/dt = 100 A/μs	-	70		ns
Q <sub>rr</sub>	Reverse recovery charge $V_{DD} = 80 \text{ V, T}_{J} = 150 \text{ °C}$		1	165		nC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15)	-	4.7		Α

<sup>1.</sup> Pulse width limited by safe operating area




<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.

Electrical characteristics STH150N10F7-2

#### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance







Figure 4. Output characteristics

Figure 5. Transfer characteristics








Figure 6. Gate charge vs gate-source voltage

Figure 7. Static drain-source on-resistance






6/16 DocID025859 Rev 3

Figure 8. Capacitance variations


Figure 9. Normalized gate threshold voltage vs temperature



VGS(th) (norm)
1.1
1
0.9
0.8
0.7
0.6
0.5
0.4
-75 -25 25 75 125 TJ(°C)

Figure 10. Normalized on-resistance vs temperature

Figure 11. Normalized  $\rm V_{\rm DS}$  vs temperature







Figure 12. Source-drain diode forward characteristics





DocID025859 Rev 3

Test circuits STH150N10F7-2

### 3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



DocID025859 Rev 3

8/16

STH150N10F7-2 Package information

### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.



Package information STH150N10F7-2




Figure 19. H<sup>2</sup>PAK-2 package outline




Table 8. H<sup>2</sup>PAK-2 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.30		4.70
A1	0.03		0.20
С	1.17		1.37
е	4.98		5.18
E	0.50		0.90
F	0.78		0.85
Н	10.00		10.40
H1	7.40		7.80
L	15.30	-	15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.5		1.7
М	2.6		2.9
R	0.20		0.60
V	0°		8°

Package information STH150N10F7-2




Figure 20. H<sup>2</sup>PAK-2 recommended footprint (dimensions are in mm)



STH150N10F7-2 Packing information

# 5 Packing information

AM08852v2

Packing information STH150N10F7-2

REEL DIMENSIONS

T

40mm min.

Access hole

At sl ot location

Full radius

Tape slot in core for tape start 25 mm min. width

AM08851v2

Figure 22. Reel

Table 9. H<sup>2</sup>PAK-2 tape and reel mechanical data

	Таре			Reel		
Dim.	mm		Dim.	mm		
Dilli.	Min.	Max.	— Dilli.	Min.	Max.	
A0	10.5	10.7	А		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
Е	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1		Base qty	1000	
P2	1.9	2.1		Bulk qty	1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

STH150N10F7-2 Revision history

# 6 Revision history

Table 10. Document revision history

Date	Revision	Changes
31-Jan-2014	1	First release. The part number previously included in datasheet DocID024552.
20-Aug-2014	2	Updated title, features and description in cover page. Updated Figure 3: Thermal impedance.
22-Sep-2016	3	Updated Section 4: Package information. Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

47/

16/16 DocID025859 Rev 3