## **Absolute Maximum Ratings**

Rating	Symbol	Value	Units
Peak Pulse Power ( $t_p = 8/20\mu s$ )	Р <sub>рк</sub>	500	W
Peak Pulse Current	I <sub>PP</sub>	25	А
Peak Pulse Current ( $I_F = 1A$ , $t_p = 8/20\mu s$ )	V <sub>FP</sub>	1.5	V
Operating Temperature	T <sub>OP</sub>	-55 to +125	°C
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C

# **Electrical Characteristics (T=25°C unless otherwise specified)**

SRDA3.3-6							
Parameter	Symbol	Conditions		Min.	Тур.	Max.	Units
Reverse Stand-Off Voltage	V <sub>RWM</sub>					3.3	V
Punch-Through Voltage	V <sub>PT</sub>	$I_{PT} = 2\mu A$		3.5			V
Snap-Back Voltage	V <sub>SB</sub>	I <sub>sb</sub> = 50mA		2.8			V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 3.3V				1	μΑ
Clamping Voltage	V <sub>c</sub>	tp = 8/20µs	$I_{pp} = 1A$			5.3	V
			I <sub>pp</sub> = 10A			10	
			I <sub>pp</sub> = 25A			15	
Junction Capacitance	C,	$V_{R} = 0V, f = 1MHz$	I/O to GND		8	15	— pF
			I/O to I/O		4		

SRDA05-6							
Parameter	Symbol	Conditions		Min.	Тур.	Max.	Units
Reverse Stand-Off Voltage	V <sub>RWM</sub>					5	V
Reverse Breakdown Voltage	V <sub>BR</sub>	I <sub>t</sub> =1mA		6			V
Reverse Leakage Current	I <sub>R</sub>	V <sub>RWM</sub> = 5V				10	μA
Clamping Voltage	V <sub>c</sub>	tp = 8/20µs	$I_{pp} = 1A$			9.8	V
			I <sub>pp</sub> = 10A			12	
			$I_{pp} = 25A$			20	
Junction Capacitance	C,	$V_{R} = 0V, f = 1MHz$	I/O to GND		8	15	ъГ
			I/O to I/O		4		– pF

#### Note:


(1) The SRDA3.3-6 is constructed using Semtech's proprietary EPD process technology. See applications section for more

information.


SRDA3.3-6 and SRDA05-6 Final Datasheet Rev 7 05/15/2019

## **Typical Characteristics**


#### Non-Repetitive Peak Pulse Power vs. Pulse Time



#### **Pulse Waveform**



**Capacitance vs. Reverse Voltage** 




SRDA3.3-6 and SRDA05-6 Final Datasheet Rev 7 05/15/2019 www.semtech.com

20

0

0

25



Ambient Temperature - T<sub>A</sub> (°C)
Clamping Voltage vs. Peak Pulse Current


75

100


125

150

50



#### Forward Voltage vs. Forward Current



# **Application Information**

#### Device Connection Options for Protection of Six High-Speed Lines

The SRDA TVS is designed to protect four data lines from transient over-voltages by clamping them to a fixed reference. When the voltage on the protected line exceeds the reference voltage (plus diode VF) the steering diodes are forward biased, conducting the transient current away from the sensitive circuitry. Data lines are connected at pins 1, 2, 4, 5, 6 and 7. The negative reference is connected at pin 8. These pins should be connected directly to a ground plane on the board for best results. The path length is kept as short as possible to minimize parasitic inductance. The positive reference is connected at pin 3.

In the case of the SRDA3.3-6, pin 3 is connected internally to the cathode of the low voltage TVS. It is not recommended that these pins be directly connected to a DC source greater than the snap-back voltage (VSB) as the device can latch on as described below.


#### **EPD TVS Characteristics**


These devices are constructed using Semtech's proprietary EPD technology. By utilizing the EPD technology, the SRDA3.3-6 can effectively operate at 3.3V while maintaining excellent electrical characteristics.

The EPD TVS employs a complex nppn structure in contrast to the pn structure normally found in traditional silicon-avalanche TVS diodes. Since the EPD TVS devices use a 4-layer structure, they exhibit a slightly different IV characteristic curve when compared to conventional devices. During normal operation, the device represents a high-impedance to the circuit up to the device working voltage (VRWM). During an ESD event, the device will begin to conduct and will enter a low impedance state when the punch through voltage (VPT) is exceeded. Unlike a conventional device, the low voltage TVS will exhibit a slight negative resistance characteristic as it conducts current. This characteristic aids in lowering the clamping voltage of the device, but must be considered in applications where DC voltages are present.

When the TVS is conducting current, it will exhibit a slight "snap-back" or negative resistance characteristics due to its structure. This point is defined on the curve by the snap-back voltage (VSB) and snap-back current (ISB).

#### Data Line Protection Using Internal TVS Diode as Reference





To return to a non-conducting state, the current through the device must fall below the ISB (approximately <50mA) and the voltage must fall below the VSB (normally 2.8 volts for a 3.3V device). If a 3.3V TVS is connected to 3.3V DC source, it will never fall below the snap-back voltage of 2.8V and will therefore stay in a conducting state.

#### EPD TVS IV Characteristic Curve

# **Application Information (continued)**

The clamping voltage due to the characteristics of the protection diodes is given by:

$V_{c} = V_{cc} + V_{F}$	(for positive duration pulses)			
$V_c = -V_F$	(for negative duration pulses)			

However, for fast rise time transient events, the effects of parasitic inductance must also be considered as shown in Figure 2. Therefore, the actual clamping voltage seen by the protected circuit will be:

 $V_{c} = V_{cc} + V_{F} + L_{p} di_{ESD} / dt \quad (for positive duration pulses)$  $V_{c} = -V_{F} - L_{G} di_{ESD} / dt \quad (for negative duration pulses)$ 

ESD current reaches a peak amplitude of 30A in 1ns for a level 4 ESD contact discharge per IEC 1000-4-2. Therefore, the voltage overshoot due to 1nH of series inductance is:

 $V = L_p di_{ESD} / dt = 1X10^{-9} (30 / 1X10^{-9}) = 30V$ 


Example:


Consider a  $V_{cc} = 5V$ , a typical  $V_F$  of 30V (at 30A) for the steering diode and a series trace inductance of 10nH. The clamping voltage seen by the protected IC for a positive 8kV (30A) ESD pulse will be:

 $V_c = 5V + 30V + (10nH X 30V/nH) = 335V$ 


This does not take into account that the ESD current is directed into the supply rail, potentially damaging any components that are attached to that rail. Also note the high  $V_F$  of the discrete diode. It is not uncommon for the  $V_F$  of discrete diodes to exceed the damage threshold of the protected IC. This is due to the relatively small junction area of typical discrete components. It is also possible that the power dissipation capability of the discrete diode will be exceeded, thus destroying the device.

The RailClamp is designed to overcome the inherent disadvantages of using discrete signal diodes for ESD suppression. The RailClamp's integrated TVS diode helps to mitigate the effects of parasitic inductance in the power supply connection. During an ESD event, the current will be directed through the integrated TVS diode to ground.









# **Application Information (continued)**


The total clamping voltage seen by the protected IC due to this path will be:

### $V_{\rm C} = V_{\rm F(RailClamp)} + V_{\rm TVS}$


This is given in the data sheet as the rated clamping voltage of the device. For an SRDA05-6 the typical clamping voltage is <16V at  $I_{pp}$  =30A. The diodes internal to the RailClamp are low capacitance, fast switching devices that are rated to handle high transient currents and maintain excellent forward voltage characteristics.

Using the RailClamp does not negate the need for good board layout. All other inductive paths must be considered. The connection between the positive supply and the SRDA and from the ground plane to the SRDA must be kept as short as possible. The path between the SRDA and the protected line must also be minimized. The protected lines should be routed directly to the SRDA. Placement of the SRDA on the PC board is also critical for effective ESD protection. The device should be placed as close as possible to the input connector. The reason for this is twofold. First, inductance resists change in current flow. If a significant inductance exists between the connector and the TVS, the ESD current will be directed elsewhere (lower resistance path) in the system. Second, the effects of radiated emissions and transient coupling can cause upset to other areas of the board even if there is no direct path to the connector. By placing the TVS close to the connector it will divert the ESD current immediately and absorb the ESD energy before it can be coupled into nearby traces.

## **Outline Drawing - SO-8**



### Land Pattern - SO-8




SRDA3.3-6 and SRDA05-6 Final Datasheet 05/15/2019

Rev 7

www.semtech.com

# **Marking Code**




Notes:

YYWW = Date Code

 $\mathsf{XXXXX} = \mathsf{Country} \text{ of Assembly}$ 

# **Tape and Reel Specification**



## **Ordering Information**

Part Number	Working Voltage	Qty per Reel	Reel Size
SRDA3.3-6.TBT	3.3V	500	7 Inch
SRDA05-6.TBT	5V	500	7 Inch



#### **Important Notice**

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2019

#### **Contact Information**

Semtech Corporation 200 Flynn Road, Camarillo, CA 93012 Phone: (805) 498-2111, Fax: (805) 498-3804 www.semtech.com

SRDA3.3-6 and SRDA05-6 Final Datasheet Rev 7 05/15/2019 9 of 9 Semtech Proprietary & Confidential