**Edition 2001-05** 

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany
© Infineon Technologies AG 2001.
All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# C164CI/SI C164CL/SL

16-Bit Single-Chip Microcontroller

### Microcontrollers



Never stop thinking.

### C164CI

Revision History:	2001-05	V2.0	
Previous Version:	1999-08		
	1998-02	(Preliminary)	
	04.97	(Advance Information)	

Subjects (major changes since last revision) <sup>1)</sup>
Converted to Infineon layout
Operating frequency up to 25 MHz
References to Flash removed
Timer Unit with three timers
On-chip XRAM described
Derivative table updated
Supply voltage is 5 V
Functionality of reduced CAPCOM6 corrected
Timer description improved
Sections "Oscillator Watchdog" and "Power Management" added
POCON reset values adjusted
Parameter section reworked

<sup>1)</sup> These changes refer to the last two versions. Version 1998-02 covers OTP and ROM derivatives, while version 1999-08 ist the most recent one.

Controller Area Network (CAN): License of Robert Bosch GmbH

### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



## 16-Bit Single-Chip Microcontroller C166 Family

**C164CI** 

### C164CI/SI, C164CL/SL

- High Performance 16-bit CPU with 4-Stage Pipeline
  - 80 ns Instruction Cycle Time at 25 MHz CPU Clock
  - -400 ns Multiplication (16  $\times$  16 bit), 800 ns Division (32 / 16 bit)
  - Enhanced Boolean Bit Manipulation Facilities
  - Additional Instructions to Support HLL and Operating Systems
  - Register-Based Design with Multiple Variable Register Banks
  - Single-Cycle Context Switching Support
  - 16 MBytes Total Linear Address Space for Code and Data
  - 1024 Bytes On-Chip Special Function Register Area
- 16-Priority-Level Interrupt System with 32 Sources, Sample-Rate down to 40 ns
- 8-Channel Interrupt-Driven Single-Cycle Data Transfer Facilities via Peripheral Event Controller (PEC)
- Clock Generation via on-chip PLL (factors 1:1.5/2/2.5/3/4/5), via prescaler or via direct clock input
- On-Chip Memory Modules
  - 2 KBytes On-Chip Internal RAM (IRAM)
  - 2 KBytes On-Chip Extension RAM (XRAM)
  - up to 64 KBytes On-Chip Program Mask ROM or OTP Memory
- On-Chip Peripheral Modules
  - 8-Channel 10-bit A/D Converter with Programmable Conversion Time down to 7.8 μs
  - 8-Channel General Purpose Capture/Compare Unit (CAPCOM2)
  - Capture/Compare Unit for flexible PWM Signal Generation (CAPCOM6)
     (3/6 Capture/Compare Channels and 1 Compare Channel)
  - Multi-Functional General Purpose Timer Unit with 3 Timers
  - Two Serial Channels (Synchronous/Asynchronous and High-Speed-Synchronous)
  - On-Chip CAN Interface (Rev. 2.0B active) with 15 Message Objects (Full CAN/Basic CAN)
  - On-Chip Real Time Clock
- Up to 4 MBytes External Address Space for Code and Data
  - Programmable External Bus Characteristics for Different Address Ranges
  - Multiplexed or Demultiplexed External Address/Data Buses with 8-Bit or 16-Bit Data Bus Width
  - Four Optional Programmable Chip-Select Signals
- Idle, Sleep, and Power Down Modes with Flexible Power Management
- Programmable Watchdog Timer and Oscillator Watchdog
- Up to 59 General Purpose I/O Lines, partly with Selectable Input Thresholds and Hysteresis



- Supported by a Large Range of Development Tools like C-Compilers,
   Macro-Assembler Packages, Emulators, Evaluation Boards, HLL-Debuggers,
   Simulators, Logic Analyzer Disassemblers, Programming Boards
- On-Chip Bootstrap Loader
- 80-Pin MQFP Package, 0.65 mm pitch

This document describes several derivatives of the C164 group. **Table 1** enumerates these derivatives and summarizes the differences. As this document refers to all of these derivatives, some descriptions may not apply to a specific product.

Table 1 C164CI Derivative Synopsis

Derivative <sup>1)</sup>	Program Memory	CAPCOM6	CAN Interf.	Operating Frequency
SAK-C164CI-8R[25]M SAF-C164CI-8R[25]M	64 KByte ROM	Full function	CAN1	20 MHz, [25 MHz]
SAK-C164SI-8R[25]M SAF-C164SI-8R[25]M	64 KByte ROM	Full function		20 MHz, [25 MHz]
SAK-C164CL-8R[25]M SAF-C164CL-8R[25]M	64 KByte ROM	Reduced fct.	CAN1	20 MHz, [25 MHz]
SAK-C164SL-8R[25]M SAF-C164SL-8R[25]M	64 KByte ROM	Reduced fct.		20 MHz, [25 MHz]
SAK-C164CL-6R[25]M SAF-C164CL-6R[25]M	48 KByte ROM	Reduced fct.	CAN1	20 MHz, [25 MHz]
SAK-C164SL-6R[25]M SAF-C164SL-6R[25]M	48 KByte ROM	Reduced fct.		20 MHz, [25 MHz]
SAK-C164CI-L[25]M SAF-C164CI-L[25]M		Full function	CAN1	20 MHz, [25 MHz]
SAK-C164CI-8EM SAF-C164CI-8EM	64 KByte OTP	Full function	CAN1	20 MHz

<sup>1)</sup> This Data Sheet is valid for ROM(less) devices starting with and including design step AB, and for OTP devices starting with and including design step DA.

For simplicity all versions are referred to by the term **C164CI** throughout this document.



### **Ordering Information**

The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies:

- the derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery.

For the available ordering codes for the C164Cl please refer to the "**Product Catalog Microcontrollers**", which summarizes all available microcontroller variants.

Note: The ordering codes for Mask-ROM versions are defined for each product after verification of the respective ROM code.

### Introduction

The C164CI derivatives of the Infineon C166 Family of full featured single-chip CMOS microcontrollers are especially suited for cost sensitive applications. They combine high CPU performance (up to 12.5 million instructions per second) with high peripheral functionality and enhanced IO-capabilities. They also provide clock generation via PLL and various on-chip memory modules such as program ROM or OTP, internal RAM, and extension RAM.





Figure 1 Logic Symbol



### **Pin Configuration**

(top view)



### Figure 2

\*) The marked pins of Port 4 and Port 8 can have CAN interface lines assigned to them. Table 2 on the pages below lists the possible assignments.

The *marked input signals* are available only in devices with a full-function CAPCOM6. They are not available in devices with a reduced-function CAPCOM6.



 Table 2
 Pin Definitions and Functions

Symbol	Pin No.	Input Outp.	Function					
P5		I	Port 5 is an 8-bit input-only port with Schmitt-Trigger charact. The pins of Port 5 also serve as analog input channels for the A/D converter, or they serve as timer inputs:					
P5.0	76	1	AN0					
P5.1	77	1	AN1					
P5.2	78	1	AN2					
P5.3	79	1	AN3					
P5.4	2	1	AN4,	T2EUD	GPT1 Timer T2 Ext. Up/Down Ctrl. Inp.			
P5.5	3	1	AN5,	T4EUD	GPT1 Timer T4 Ext. Up/Down Ctrl. Inp.			
P5.6	4	1	AN6,	T2IN	GPT1 Timer T2 Input for Count/Gate/Reload/Capture			
P5.7	5	1	AN7,	T4IN	GPT1 Timer T4 Input for Count/Gate/Reload/Capture			
P3		IO	programma configured impedance pull or ope selectable	able for in as input, state. Po n drain dr (TTL or s	ectional I/O port. It is bit-wise put or output via direction bits. For a pin the output driver is put into high-ort 3 outputs can be configured as push/ivers. The input threshold of Port 3 is pecial).  pins also serve for alternate functions:			
P3.4	8	1	T3EUD	-	mer T3 External Up/Down Control Input			
P3.6	9	1	T3IN		mer T3 Count/Gate Input			
P3.8	10	I/O	MRST	SSC Ma	ster-Receive/Slave-Transmit Inp./Outp.			
P3.9	11	I/O	MTSR	SSC Ma	ster-Transmit/Slave-Receive Outp./Inp.			
P3.10	12	0	TxD0	ASC0 C	lock/Data Output (Async./Sync.)			
P3.11	13	I/O	RxD0	ASC0 D	ata Input (Async.) or Inp./Outp. (Sync.)			
P3.12	14	0	BHE	External	Memory High Byte Enable Signal,			
		0	WRH	External Memory High Byte Write Strobe				
P3.13	15	I/O	SCLK	SSC Master Clock Output / Slave Clock Input.				
P3.15	16	0	CLKOUT	System	Clock Output (= CPU Clock),			
		0	FOUT	Program	mable Frequency Output			



 Table 2
 Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input Outp.	Function
P4		Ю	Port 4 is a 6-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 4 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 4 is selectable (TTL or special).  Port 4 can be used to output the segment address lines, the optional chip select lines, and for serial interface lines: 1)
P4.0	17	0	A16 Least Significant Segment Address Line,  CS3 Chip Select 3 Output
P4.1	18	0	A17 Segment Address Line, CS2 Chip Select 2 Output
P4.2	19	0	A18 Segment Address Line, CS1 Chip Select 1 Output
P4.3	22	0	A19 Segment Address Line, CS0 Chip Select 0 Output
P4.5	23	O I	A20 Segment Address Line, CAN1_RxD CAN 1 Receive Data Input
P4.6	24	0	A21 Most Significant Segment Address Line, CAN1_TxD CAN 1 Transmit Data Output
RD	25	0	External Memory Read Strobe. RD is activated for every external instruction or data read access.
WR/ WRL	26	0	External Memory Write Strobe. In WR-mode this pin is activated for every external data write access. In WRL-mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.
ALE	27	0	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.



Table 2 Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input Outp.	Function				
EA/V <sub>PP</sub>	28		External Access Enable pin.  A low level at this pin during and after Reset forces the C164CI to latch the configuration from PORT0 and pin RD, and to begin instruction execution out of external memory.  A high level forces the C164CI to latch the configuration from pins RD and ALE, and to begin instruction execution out of the internal program memory.  "ROMless" versions must have this pin tied to '0'.  Note: This pin also accepts the programming voltage for the OTP derivatives.				
PORT0 POL.0-7 POH.0-7	36	IO	PORTO consists of the two 8-bit bidirections and POH. It is bit-wise programmable for ing direction bits. For a pin configured as input, is put into high-impedance state.  In case of an external bus configuration, PC the address (A) and address/data (AD) bus bus modes and as the data (D) bus in demondes.  Demultiplexed bus modes:  Data Path Width: 8-bit 16-bit POL.0 – POL.7: D0 – D7 D0 – D7 POH.0 – POH.7: I/O D8 – D7 Multiplexed bus modes:		ole for input or output via as input, the output driver ation, PORT0 serves as (AD) bus in multiplexed in demultiplexed bus  16-bit D0 - D7 D8 - D15  16-bit		
			P0L.0 – P0L.7: P0H.0 – P0H.7:	AD0 – AD7 A8 – A15	AD0 – AD7 AD8 – AD15		



 Table 2
 Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input Outp.	Function					
PORT1		Ю	PORT1 cor	nsists of the two 8-bit bidirectional I/O ports P1L				
P1L.0-7	47-52,			is bit-wise programmable for input or output via				
	57-59			ts. For a pin configured as input, the output driver				
P1H.0-7	59,		is put into h	high-impedance state. PORT1 is used as the				
	62-68		16-bit addre	ess bus (A) in demultiplexed bus modes and also				
			after switch	ing from a demultiplexed bus mode to a				
			multiplexed	l bus mode.				
			The following	ng PORT1 pins also serve for alt. functions:				
P1L.0	47	I/O	CC60	! !				
P1L.1	48	0	COUT60	CAPCOM6: Output of Channel 0				
P1L.2	49	I/O	CC61	CAPCOM6: Input / Output of Channel 1				
P1L.3	50	0	COUT61	CAPCOM6: Output of Channel 1				
P1L.4	51	I/O	CC62	CAPCOM6: Input / Output of Channel 2				
P1L.5	52	0	COUT62 CAPCOM6: Output of Channel 2					
P1L.6	57	0	COUT63	Output of 10-bit Compare Channel				
P1L.7	58		CTRAP CAPCOM6: Trap Input					
				an input pin with an internal pullup resistor. A low				
				s pin switches the compare outputs of the				
Dallo				unit to the logic level defined by software.				
P1H.0	59	  -		CAPCOM6: Position 0 Input, **)				
Dalla	00		EX0IN	Fast External Interrupt 0 Input				
P1H.1	62		CC6POS1	1 , ,				
D4LLO	00		EX1IN	Fast External Interrupt 1 Input				
P1H.2	63			CAPCOM6: Position 2 Input, **)				
D4LLO	C4		EX2IN	Fast External Interrupt 2 Input				
P1H.3	64	<b> </b>	EX3IN	Fast External Interrupt 3 Input,				
D4LL4	GE.	1/0	T7IN	CAPCOM2: Timer T7 Count Input				
P1H.4	65	1/0	CC24IO	CAPCOM2: CC25 Capture Inp./Compare Outp.				
P1H.5 P1H.6	66 67	I/O I/O	CC25IO CC26IO	CAPCOM2: CC25 Capture Inp./Compare Outp.				
P1H.7	68	1/0	CC2610	CAPCOM2: CC26 Capture Inp./Compare Outp. CAPCOM2: CC27 Capture Inp./Compare Outp.				
r 117. <i>1</i>	00	"/						
				marked (**) input signals are available only in ces with a full function CAPCOM6.				



 Table 2
 Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input Outp.	Function
XTAL2 XTAL1	54 55	O	XTAL2: Output of the oscillator amplifier circuit.  XTAL1: Input to the oscillator amplifier and input to the internal clock generator  To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.
RSTIN	69	I/O	Reset Input with Schmitt-Trigger characteristics. A low level at this pin while the oscillator is running resets the C164CI. An internal pullup resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$ . A spike filter suppresses input pulses <10 ns. Input pulses >100 ns safely pass the filter. The minimum duration for a safe recognition should be 100 ns + 2 CPU clock cycles. In bidirectional reset mode (enabled by setting bit BDRSTEN in register SYSCON) the $\overline{\rm RSTIN}$ line is internally pulled low for the duration of the internal reset sequence upon any reset (HW, SW, WDT). See note below this table.
RST OUT	70	0	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware-, a software- or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.
NMI	71	I	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. When the PWRDN (power down) instruction is executed, the $\overline{\text{NMI}}$ pin must be low in order to force the C164CI to go into power down mode. If $\overline{\text{NMI}}$ is high, when PWRDN is executed, the part will continue to run in normal mode. If not used, pin $\overline{\text{NMI}}$ should be pulled high externally.



**Table 2** Pin Definitions and Functions (cont'd)

Symbol	Pin No.	Input Outp.	Function
P8		Ю	Port 8 is a 4-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or special). Port 8 pins provide inputs/outputs for CAPCOM2 and serial interface lines. 1)
P8.0	72	I/O I	CC16IO CAPCOM2: CC16 Capture Inp./Compare Outp., CAN1_RxD CAN 1 Receive Data Input
P8.1	73	I/O O	CC17IO CAPCOM2: CC17 Capture Inp./Compare Outp., CAN1_TxD CAN 1 Transmit Data Output
P8.2	74	I/O I	CC18IO CAPCOM2: CC18 Capture Inp./Compare Outp., CAN1_RxD CAN 1 Receive Data Input
P8.3	75	I/O O	CC19IO CAPCOM2: CC19 Capture Inp./Compare Outp., CAN1_TxD CAN 1 Transmit Data Output
$V_{AREF}$	1	_	Reference voltage for the A/D converter.
$V_{AGND}$	80	_	Reference ground for the A/D converter.
$V_{DD}$	7, 21, 40, 53, 61	_	Digital Supply Voltage: +5 V during normal operation and idle mode. ≥2.5 V during power down mode.
V <sub>SS</sub>	6, 20, 41, 56, 60	_	Digital Ground.

<sup>1)</sup> The CAN interface lines are assigned to ports P4 and P8 under software control. Within the CAN module several assignments can be selected.

Note: The following behavioural differences must be observed when the bidirectional reset is active:

- Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset.
- The reset indication flags always indicate a long hardware reset.
- The PORT0 configuration is treated as if it were a hardware reset. In particular, the bootstrap loader may be activated when P0L.4 is low.
- Pin RSTIN may only be connected to external reset devices with an open drain output driver.
- A short hardware reset is extended to the duration of the internal reset sequence.



### **Functional Description**

The architecture of the C164CI combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. In addition the on-chip memory blocks allow the design of compact systems with maximum performance.

The following block diagram gives an overview of the different on-chip components and of the advanced, high bandwidth internal bus structure of the C164CI.

Note: All time specifications refer to a CPU clock of 25 MHz (see definition in the AC Characteristics section).




Figure 3 Block Diagram

The program memory, the internal RAM (IRAM) and the set of generic peripherals are connected to the CPU via separate buses. A fourth bus, the XBUS, connects external resources as well as additional on-chip resources, the X-Peripherals (see **Figure 3**).

The XBUS resources (XRAM, CAN) of the C164CI can be enabled or disabled during initialization by setting the general X-Peripheral enable bit XPEN (SYSCON.2). Modules that are disabled consume neither address space nor port pins.



### **Memory Organization**

The memory space of the C164CI is configured in a Von Neumann architecture which means that code memory, data memory, registers and I/O ports are organized within the same linear address space which includes 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bitaddressable.

The C164CI incorporates 64 KBytes of on-chip OTP memory or 64/48 KBytes of on-chip mask-programmable ROM (not in the ROM-less derivative, of course) for code or constant data. The lower 32 KBytes of the on-chip ROM/OTP can be mapped either to segment 0 or segment 1.

The OTP memory can be programmed by the CPU itself (in system, e.g. during booting) or directly via an external interface (e.g. before assembly). The programming time is approx. 100  $\mu$ s per word. An external programming voltage  $V_{PP}$  = 11.5 V must be supplied for this purpose (via pin  $\overline{EA}/V_{PP}$ ).

2 KBytes of on-chip Internal RAM (IRAM) are provided as a storage for user defined variables, for the system stack, general purpose register banks and even for code. A register bank can consist of up to 16 wordwide (R0 to R15) and/or bytewide (RL0, RH0, ..., RL7, RH7) so-called General Purpose Registers (GPRs).

1024 bytes ( $2 \times 512$  bytes) of the address space are reserved for the Special Function Register areas (SFR space and ESFR space). SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused SFR addresses are reserved for future members of the C166 Family.

2 KBytes of on-chip Extension RAM (XRAM) are provided to store user data, user stacks, or code. The XRAM is accessed like external memory and therefore cannot be used for the system stack or for register banks and is not bitaddressable. The XRAM permits 16-bit accesses with maximum speed.

In order to meet the needs of designs where more memory is required than is provided on chip, up to 4 MBytes of external RAM and/or ROM can be connected to the microcontroller.



### **External Bus Controller**

All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required, or to one of four different external memory access modes, which are as follows:

- 16-/18-/20-/22-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/22-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/22-bit Addresses, 8-bit Data, Multiplexed
- 16-/18-/20-/22-bit Addresses, 8-bit Data, Demultiplexed

In the demultiplexed bus modes, addresses are output on PORT1 and data is input/output on PORT0 or P0L, respectively. In the multiplexed bus modes both addresses and data use PORT0 for input/output.

Important timing characteristics of the external bus interface (Memory Cycle Time, Memory Tri-State Time, Length of ALE and Read Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and external peripherals.

In addition, up to 4 independent address windows may be defined (via register pairs ADDRSELx / BUSCONx) which control the access to different resources with different bus characteristics. These address windows are arranged hierarchically where BUSCON4 overrides BUSCON3 and BUSCON2 overrides BUSCON1. All accesses to locations not covered by these 4 address windows are controlled by BUSCON0.

Up to 4 external  $\overline{\text{CS}}$  signals (3 windows plus default) can be generated in order to save external glue logic. The C164Cl offers the possibility to switch the  $\overline{\text{CS}}$  outputs to an unlatched mode. In this mode the internal filter logic is switched off and the  $\overline{\text{CS}}$  signals are directly generated from the address. The unlatched  $\overline{\text{CS}}$  mode is enabled by setting CSCFG (SYSCON.6).

For applications which require less than 4 MBytes of external memory space, this address space can be restricted to 1 MByte, 256 KByte, or to 64 KByte. In this case Port 4 outputs four, two, or no address lines at all. It outputs all 6 address lines, if an address space of 4 MBytes is used.

Note: When the on-chip CAN Module is used with the interface lines assigned to Port 4, the CAN lines override the segment address lines and the segment address output on Port 4 is therefore limited to 4 bits i.e. address lines A19 ... A16.



### **Central Processing Unit (CPU)**

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.

Based on these hardware provisions, most of the C164Cl's instructions can be executed in just one machine cycle which requires 2 CPU clocks (4 TCL). For example, shift and rotate instructions are always processed during one machine cycle independent of the number of bits to be shifted. All multiple-cycle instructions have been optimized so that they can be executed very fast as well: branches in 2 cycles, a  $16 \times 16$  bit multiplication in 5 cycles and a 32-/16-bit division in 10 cycles. Another pipeline optimization, the so-called 'Jump Cache', reduces the execution time of repeatedly performed jumps in a loop from 2 cycles to 1 cycle.




Figure 4 CPU Block Diagram



The CPU has a register context consisting of up to 16 wordwide GPRs at its disposal. These 16 GPRs are physically allocated within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at any time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 words is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly efficient C164Cl instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



### **Interrupt System**

With an interrupt response time within a range from just 5 to 12 CPU clocks (in case of internal program execution), the C164CI is capable of reacting very fast to the occurrence of non-deterministic events.

The architecture of the C164Cl supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller. Any of these interrupt requests can be programmed to being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).

In contrast to a standard interrupt service where the current program execution is suspended and a branch to the interrupt vector table is performed, just one cycle is 'stolen' from the current CPU activity to perform a PEC service. A PEC service implies a single byte or word data transfer between any two memory locations with an additional increment of either the PEC source or the destination pointer. An individual PEC transfer counter is implicity decremented for each PEC service except when performing in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the corresponding source related vector location. PEC services are very well suited, for example, for supporting the transmission or reception of blocks of data. The C164Cl has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

A separate control register which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield exists for each of the possible interrupt sources. Via its related register, each source can be programmed to one of sixteen interrupt priority levels. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For the standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.

Fast external interrupt inputs are provided to service external interrupts with high precision requirements. These fast interrupt inputs feature programmable edge detection (rising edge, falling edge or both edges).

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

**Table 3** shows all of the possible C164Cl interrupt sources and the corresponding hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.

Note: Interrupt nodes which are not used by associated peripherals, may be used to generate software controlled interrupt requests by setting the respective interrupt request bit (xIR).



Table 3 C164CI Interrupt Nodes

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
Fast External Interrupt 0	CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub>
Fast External Interrupt 1	CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub>
Fast External Interrupt 2	CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub>
Fast External Interrupt 3	CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub>
GPT1 Timer 2	T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub>
GPT1 Timer 3	T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub>
GPT1 Timer 4	T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub>
A/D Conversion Complete	ADCIR	ADCIE	ADCINT	00'00A0 <sub>H</sub>	28 <sub>H</sub>
A/D Overrun Error	ADEIR	ADEIE	ADEINT	00'00A4 <sub>H</sub>	29 <sub>H</sub>
ASC0 Transmit	S0TIR	S0TIE	S0TINT	00'00A8 <sub>H</sub>	2A <sub>H</sub>
ASC0 Transmit Buffer	S0TBIR	S0TBIE	S0TBINT	00'011C <sub>H</sub>	47 <sub>H</sub>
ASC0 Receive	S0RIR	S0RIE	S0RINT	00'00AC <sub>H</sub>	2B <sub>H</sub>
ASC0 Error	S0EIR	S0EIE	S0EINT	00'00B0 <sub>H</sub>	2C <sub>H</sub>
SSC Transmit	SCTIR	SCTIE	SCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub>
SSC Receive	SCRIR	SCRIE	SCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub>
SSC Error	SCEIR	SCEIE	SCEINT	00'00BC <sub>H</sub>	2F <sub>H</sub>
CAPCOM Register 16	CC16IR	CC16IE	CC16INT	00'00C0 <sub>H</sub>	30 <sub>H</sub>
CAPCOM Register 17	CC17IR	CC17IE	CC17INT	00'00C4 <sub>H</sub>	31 <sub>H</sub>
CAPCOM Register 18	CC18IR	CC18IE	CC18INT	00'00C8 <sub>H</sub>	32 <sub>H</sub>
CAPCOM Register 19	CC19IR	CC19IE	CC19INT	00'00CC <sub>H</sub>	33 <sub>H</sub>
CAPCOM Register 24	CC24IR	CC24IE	CC24INT	00'00E0 <sub>H</sub>	38 <sub>H</sub>
CAPCOM Register 25	CC25IR	CC25IE	CC25INT	00'00E4 <sub>H</sub>	39 <sub>H</sub>
CAPCOM Register 26	CC26IR	CC26IE	CC26INT	00'00E8 <sub>H</sub>	3A <sub>H</sub>
CAPCOM Register 27	CC27IR	CC27IE	CC27INT	00'00EC <sub>H</sub>	3B <sub>H</sub>
CAPCOM Timer 7	T7IR	T7IE	T7INT	00'00F4 <sub>H</sub>	3D <sub>H</sub>
CAPCOM Timer 8	T8IR	T8IE	T8INT	00'00F8 <sub>H</sub>	3E <sub>H</sub>
CAPCOM6 Interrupt	CC6IR	CC6IE	CC6INT	00'00FC <sub>H</sub>	3F <sub>H</sub>
CAN Interface 1	XP0IR	XP0IE	XP0INT	00'0100 <sub>H</sub>	40 <sub>H</sub>
PLL/OWD and RTC	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub>



### Table 3 C164Cl Interrupt Nodes (cont'd)

Source of Interrupt or PEC Service Request	Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
CAPCOM 6 Timer 12	T12IR	T12IE	T12INT	00'0134 <sub>H</sub>	4D <sub>H</sub>
CAPCOM 6 Timer 13	T13IR	T13IE	T13INT	00'0138 <sub>H</sub>	4E <sub>H</sub>
CAPCOM 6 Emergency	CC6EIR	CC6EIE	CC6EINT	00'013C <sub>H</sub>	4F <sub>H</sub>



The C164Cl also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called 'Hardware Traps'. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to a dedicated vector table location). The occurence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except when another higher prioritized trap service is in progress, a hardware trap will interrupt any actual program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

**Table 4** shows all of the possible exceptions or error conditions that can arise during runtime:

Table 4 Hardware Trap Summary

Exception Condition	Trap Flag	Trap Vector	Vector Location	Trap Number	Trap Priority
Reset Functions:  - Hardware Reset  - Software Reset  - W-dog Timer Overflow	-	RESET RESET RESET	00'0000 <sub>H</sub> 00'0000 <sub>H</sub>	00 <sub>H</sub> 00 <sub>H</sub> 00 <sub>H</sub>	
Class A Hardware Traps:  - Non-Maskable Interrupt  - Stack Overflow  - Stack Underflow	NMI STKOF STKUF	NMITRAP STOTRAP STUTRAP	00'0008 <sub>H</sub> 00'0010 <sub>H</sub> 00'0018 <sub>H</sub>	02 <sub>H</sub> 04 <sub>H</sub> 06 <sub>H</sub>	    
Class B Hardware Traps:  - Undefined Opcode  - Protected Instruction Fault	UNDOPC PRTFLT	BTRAP BTRAP	00'0028 <sub>H</sub> 00'0028 <sub>H</sub>	0A <sub>H</sub> 0A <sub>H</sub>	1
<ul><li>Illegal Word Operand Access</li></ul>	ILLOPA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
<ul><li>Illegal Instruction Access</li></ul>	ILLINA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
<ul><li>Illegal External Bus Access</li></ul>	ILLBUS	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
Reserved	_	_	[2C <sub>H</sub> – 3C <sub>H</sub> ]	[0B <sub>H</sub> – 0F <sub>H</sub> ]	_
Software Traps  – TRAP Instruction	_	_	Any [00'0000 <sub>H</sub> - 00'01FC <sub>H</sub> ] in steps of 4 <sub>H</sub>	Any [00 <sub>H</sub> – 7F <sub>H</sub> ]	Current CPU Priority



### The Capture/Compare Unit CAPCOM2

The general purpose CAPCOM2 unit supports generation and control of timing sequences on up to 8 channels with a maximum resolution of 16 TCL. The CAPCOM units are typically used to handle high speed I/O tasks such as pulse and waveform generation, pulse width modulation (PMW), Digital to Analog (D/A) conversion, software timing, or time recording relative to external events.

Two 16-bit timers (T7/T8) with reload registers provide two independent time bases for the capture/compare register array.

Each dual purpose capture/compare register, which may be individually allocated to either CAPCOM timer and programmed for capture or compare function, has one port pin associated with it which serves as an input pin for triggering the capture function, or as an output pin to indicate the occurrence of a compare event.

When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('capture'd) into the capture/compare register in response to an external event at the port pin which is associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event. The contents of all registers which have been selected for one of the five compare modes are continuously compared with the contents of the allocated timers. When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the selected compare mode.

Table 5 Compare Modes (CAPCOM2)

<b>Compare Modes</b>	Function			
Mode 0	Interrupt-only compare mode; several compare interrupts per timer period are possible			
Mode 1	Pin toggles on each compare match; several compare events per timer period are possible			
Mode 2	Interrupt-only compare mode; only one compare interrupt per timer period is generated			
Mode 3	Pin set '1' on match; pin reset '0' on compare time overflow; only one compare event per timer period is generated			
Double Register Mode	Two registers operate on one pin; pin toggles on each compare match; several compare events per timer period are possible.  Registers CC16 & CC24 → pin CC16IO  Registers CC17 & CC25 → pin CC17IO  Registers CC18 & CC26 → pin CC18IO  Registers CC19 & CC27 → pin CC19IO			



### The Capture/Compare Unit CAPCOM6

The CAPCOM6 unit supports generation and control of timing sequences on up to three 16-bit capture/compare channels plus one 10-bit compare channel.

In compare mode the CAPCOM6 unit provides two output signals per channel which have inverted polarity and non-overlapping pulse transitions. The compare channel can generate a single PWM output signal and is further used to modulate the capture/compare output signals.

In capture mode the contents of compare timer 12 is stored in the capture registers upon a signal transition at pins CCx.

Compare timers T12 (16-bit) and T13 (10-bit) are free running timers which are clocked by the prescaled CPU clock.




Figure 5 CAPCOM6 Block Diagram

For motor control applications both subunits may generate versatile multichannel PWM signals which are basically either controlled by compare timer 12 or by a typical hall sensor pattern at the interrupt inputs (block commutation).

Note: Multichannel signal generation is provided only in devices with a full CAPCOM6.



### **General Purpose Timer (GPT) Unit**

The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The GPT unit incorporates three 16-bit timers. Each timer may operate independently in a number of different modes, or may be concatenated with another timer.

Each of the three timers T2, T3, T4 of **module GPT1** can be configured individually for one of four basic modes of operation, which are Timer, Gated Timer, Counter, and Incremental Interface Mode. In Timer Mode, the input clock for a timer is derived from the CPU clock, divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events.

Pulse width or duty cycle measurement is supported in Gated Timer Mode, where the operation of a timer is controlled by the 'gate' level on an external input pin. For these purposes, each timer has one associated port pin (TxIN) which serves as gate or clock input. The maximum resolution of the timers in module GPT1 is 16 TCL.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal on a port pin (TxEUD) to facilitate e.g. position tracking.

In Incremental Interface Mode the GPT1 timers (T2, T3, T4) can be directly connected to the incremental position sensor signals A and B via their respective inputs TxIN and TxEUD. Direction and count signals are internally derived from these two input signals, so the contents of the respective timer Tx corresponds to the sensor position. The third position sensor signal TOP0 can be connected to an interrupt input.

Timer T3 has an output toggle latch (T3OTL) which changes its state on each timer over-flow/underflow. The state of this latch may be used internally to clock timers T2 and T4 for measuring long time periods with high resolution.

In addition to their basic operating modes, timers T2 and T4 may be configured as reload or capture registers for timer T3. When used as capture or reload registers, timers T2 and T4 are stopped. The contents of timer T3 is captured into T2 or T4 in response to a signal at their associated input pins (TxIN). Timer T3 is reloaded with the contents of T2 or T4 triggered either by an external signal or by a selectable state transition of its toggle latch T3OTL.






Figure 6 Block Diagram of GPT1



### **Real Time Clock**

The Real Time Clock (RTC) module of the C164CI consists of a chain of 3 divider blocks, a fixed 8:1 divider, the reloadable 16-bit timer T14, and the 32-bit RTC timer (accessible via registers RTCH and RTCL). The RTC module is directly clocked with the on-chip oscillator frequency divided by 32 via a separate clock driver ( $f_{\rm RTC} = f_{\rm OSC}/32$ ) and is therefore independent from the selected clock generation mode of the C164CI. All timers count up.

The RTC module can be used for different purposes:

- System clock to determine the current time and date
- Cyclic time based interrupt
- 48-bit timer for long term measurements




Figure 7 RTC Block Diagram

Note: The registers associated with the RTC are not affected by a reset in order to maintain the correct system time even when intermediate resets are executed.



### A/D Converter

For analog signal measurement, a 10-bit A/D converter with 8 multiplexed input channels and a sample and hold circuit has been integrated on-chip. It uses the method of successive approximation. The sample time (for loading the capacitors) and the conversion time is programmable and can so be adjusted to the external circuitry.

Overrun error detection/protection is provided for the conversion result register (ADDAT): either an interrupt request will be generated when the result of a previous conversion has not been read from the result register at the time the next conversion is complete, or the next conversion is suspended in such a case until the previous result has been read.

For applications which require less than 8 analog input channels, the remaining channel inputs can be used as digital input port pins.

The A/D converter of the C164Cl supports four different conversion modes. In the standard Single Channel conversion mode, the analog level on a specified channel is sampled once and converted to a digital result. In the Single Channel Continuous mode, the analog level on a specified channel is repeatedly sampled and converted without software intervention. In the Auto Scan mode, the analog levels on a prespecified number of channels (standard or extension) are sequentially sampled and converted. In the Auto Scan Continuous mode, the number of prespecified channels is repeatedly sampled and converted. In addition, the conversion of a specific channel can be inserted (injected) into a running sequence without disturbing this sequence. This is called Channel Injection Mode.

The Peripheral Event Controller (PEC) may be used to automatically store the conversion results into a table in memory for later evaluation, without requiring the overhead of entering and exiting interrupt routines for each data transfer.

After each reset and also during normal operation the ADC automatically performs calibration cycles. This automatic self-calibration constantly adjusts the converter to changing operating conditions (e.g. temperature) and compensates process variations.

These calibration cycles are part of the conversion cycle, so they do not affect the normal operation of the A/D converter.

In order to decouple analog inputs from digital noise and to avoid input trigger noise those pins used for analog input can be disconnected from the digital IO or input stages under software control. This can be selected for each pin separately via register P5DIDIS (Port 5 Digital Input Disable).



### **Serial Channels**

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (ASCO) and a High-Speed Synchronous Serial Channel (SSC).

**The ASC0** is upward compatible with the serial ports of the Infineon 8-bit microcontroller families and supports full-duplex asynchronous communication at up to 781 Kbit/s and half-duplex synchronous communication at up to 3.1 Mbit/s (@ 25 MHz CPU clock).

A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 4 separate interrupt vectors are provided. In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data plus wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The ASC0 always shifts the LSB first. A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

**The SSC** supports full-duplex synchronous communication at up to 6.25 Mbit/s (@ 25 MHz CPU clock). It may be configured so it interfaces with serially linked peripheral components. A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 3 separate interrupt vectors are provided.

The SSC transmits or receives characters of 2 ... 16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB and allows the selection of shifting and latching clock edges as well as the clock polarity.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. Transmit and receive error supervise the correct handling of the data buffer. Phase and baudrate error detect incorrect serial data.



### **CAN-Module**

The integrated CAN-Module handles the completely autonomous transmission and reception of CAN frames in accordance with the CAN specification V2.0 part B (active), i.e. the on-chip CAN-Modules can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers.

The module provides Full CAN functionality on up to 15 message objects. Message object 15 may be configured for Basic CAN functionality. Both modes provide separate masks for acceptance filtering which allows to accept a number of identifiers in Full CAN mode and also allows to disregard a number of identifiers in Basic CAN mode. All message objects can be updated independent from the other objects and are equipped for the maximum message length of 8 bytes.

The bit timing is derived from the XCLK and is programmable up to a data rate of 1 Mbit/s. Each CAN-Module uses two pins of Port 4 or Port 8 to interface to an external bus transceiver. The interface pins are assigned via software.

Note: When the CAN interface is assigned to Port 4, the respective segment address lines on Port 4 cannot be used. This will limit the external address space.

### **Watchdog Timer**

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to be reset.

The Watchdog Timer is a 16-bit timer, clocked with the system clock divided by 2/4/128/256. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 20  $\mu$ s and 336 ms can be monitored (@ 25 MHz).

The default Watchdog Timer interval after reset is 5.24 ms (@ 25 MHz).



### **Parallel Ports**

The C164Cl provides up to 59 I/O lines which are organized into five input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three I/O ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

The input threshold of Port 3, Port 4, and Port 8 is selectable (TTL or CMOS like), where the special CMOS like input threshold reduces noise sensitivity due to the input hysteresis. The input threshold may be selected individually for each byte of the respective ports.

All port lines have programmable alternate input or output functions associated with them. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

PORT0 and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A21/19/17 ... A16 and the optional chip select signals in systems where segmentation is enabled to access more than 64 KBytes of memory.

Ports P1L, P1H, and P8 are associated with the capture inputs or compare outputs of the CAPCOM units and/or serve as external interrupt inputs.

Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE/WRH, and the system clock output CLKOUT (or the programmable frequency output FOUT).

Port 5 is used for the analog input channels to the A/D converter or timer control signals.

The edge characteristics (transition time) and driver characteristics (output current) of the C164Cl's port drivers can be selected via the Port Output Control registers (POCONx).



### **Oscillator Watchdog**

The Oscillator Watchdog (OWD) monitors the clock signal generated by the on-chip oscillator (either with a crystal or via external clock drive). For this operation the PLL provides a clock signal which is used to supervise transitions on the oscillator clock. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the OWD activates the PLL Unlock/OWD interrupt node and supplies the CPU with the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

In direct drive mode the PLL base frequency is used directly ( $f_{CPU} = 2 \dots 5 \text{ MHz}$ ). In prescaler mode the PLL base frequency is divided by 2 ( $f_{CPU} = 1 \dots 2.5 \text{ MHz}$ ).

Note: The CPU clock source is only switched back to the oscillator clock after a hardware reset.

The oscillator watchdog can be disabled by setting bit OWDDIS in register SYSCON. In this case (OWDDIS = '1') the PLL remains idle and provides no clock signal, while the CPU clock signal is derived directly from the oscillator clock or via prescaler or SDD. Also no interrupt request will be generated in case of a missing oscillator clock.

Note: At the end of a reset bit OWDDIS reflects the inverted level of pin  $\overline{RD}$  at that time. Thus the oscillator watchdog may also be disabled via hardware by (externally) pulling the  $\overline{RD}$  line low upon a reset, similar to the standard reset configuration via PORTO.



### **Power Management**

The C164Cl provides several means to control the power it consumes either at a given time or averaged over a certain timespan. Three mechanisms can be used (partly in parallel):

- **Power Saving Modes** switch the C164Cl into a special operating mode (control via instructions).
  - Idle Mode stops the CPU while the peripherals can continue to operate.

be optionally disabled while operating in Slow Down Mode.

- Sleep Mode and Power Down Mode stop all clock signals and all operation (RTC may optionally continue running). Sleep Mode can be terminated by external interrupt signals.
- Clock Generation Management controls the distribution and the frequency of internal and external clock signals (control via register SYSCON2). Slow Down Mode lets the C164Cl run at a CPU clock frequency of  $f_{\rm OSC}/1$  ... 32 (half for prescaler operation) which drastically reduces the consumed power. The PLL can
  - External circuitry can be controlled via the programmable frequency output FOUT.
- **Peripheral Management** permits temporary disabling of peripheral modules (control via register SYSCON3).
  - Each peripheral can separately be disabled/enabled. A group control option disables a major part of the peripheral set by setting one single bit.

The on-chip RTC supports intermittend operation of the C164CI by generating cyclic wakeup signals. This offers full performance to quickly react on action requests while the intermittend sleep phases greatly reduce the average power consumption of the system.



### **Instruction Set Summary**

Table 6 lists the instructions of the C164Cl in a condensed way.

The various addressing modes that can be used with a specific instruction, the operation of the instructions, parameters for conditional execution of instructions, and the opcodes for each instruction can be found in the "C166 Family Instruction Set Manual".

This document also provides a detailled description of each instruction.

Table 6 Instruction Set Summary

Mnemonic	Description			
ADD(B)	Add word (byte) operands			
ADDC(B)	Add word (byte) operands with Carry	2/4		
SUB(B)	Subtract word (byte) operands			
SUBC(B)	Subtract word (byte) operands with Carry	2/4		
MUL(U)	(Un)Signed multiply direct GPR by direct GPR (16-16-bit)	2		
DIV(U)	(Un)Signed divide register MDL by direct GPR (16-/16-bit)	2		
DIVL(U)	(Un)Signed long divide reg. MD by direct GPR (32-/16-bit)	2		
CPL(B)	Complement direct word (byte) GPR	2		
NEG(B)	Negate direct word (byte) GPR	2		
AND(B)	Bitwise AND, (word/byte operands)	2/4		
OR(B)	Bitwise OR, (word/byte operands)	2/4		
XOR(B)	Bitwise XOR, (word/byte operands)	2/4		
BCLR	Clear direct bit	2		
BSET	Set direct bit	2		
BMOV(N)	Move (negated) direct bit to direct bit	4		
BAND, BOR, BXOR	AND/OR/XOR direct bit with direct bit	4		
BCMP	Compare direct bit to direct bit	4		
BFLDH/L	Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data	4		
CMP(B)	Compare word (byte) operands	2/4		
CMPD1/2	Compare word data to GPR and decrement GPR by 1/2	2/4		
CMPI1/2	Compare word data to GPR and increment GPR by 1/2	2/4		
PRIOR	Determine number of shift cycles to normalize direct word GPR and store result in direct word GPR	2		
SHL / SHR	Shift left/right direct word GPR	2		
ROL / ROR	Rotate left/right direct word GPR	2		
ASHR	Arithmetic (sign bit) shift right direct word GPR	2		



### Table 6 Instruction Set Summary (cont'd)

		Bytes			
Mnemonic	Description				
MOV(B)	Move word (byte) data				
MOVBS	Move byte operand to word operand with sign extension	2/4			
MOVBZ	Move byte operand to word operand with zero extension	2/4			
JMPA, JMPI, JMPR	Jump absolute/indirect/relative if condition is met	4			
JMPS	Jump absolute to a code segment	4			
J(N)B	Jump relative if direct bit is (not) set	4			
JBC	Jump relative and clear bit if direct bit is set	4			
JNBS	Jump relative and set bit if direct bit is not set	4			
CALLA, CALLI, CALLR	Call absolute/indirect/relative subroutine if condition is met	4			
CALLS	Call absolute subroutine in any code segment	4			
PCALL	Push direct word register onto system stack and call absolute subroutine	4			
TRAP	Call interrupt service routine via immediate trap number	2			
PUSH, POP	Push/pop direct word register onto/from system stack	2			
SCXT	Push direct word register onto system stack und update register with word operand	4			
RET	Return from intra-segment subroutine	2			
RETS	Return from inter-segment subroutine	2			
RETP	Return from intra-segment subroutine and pop direct word register from system stack				
RETI	Return from interrupt service subroutine	2			
SRST	Software Reset	4			
IDLE	Enter Idle Mode	4			
PWRDN	Enter Power Down Mode (supposes NMI-pin being low)	4			
SRVWDT	Service Watchdog Timer	4			
DISWDT	Disable Watchdog Timer	4			
EINIT	Signify End-of-Initialization on RSTOUT-pin	4			
ATOMIC	Begin ATOMIC sequence	2			
EXTR	Begin EXTended Register sequence	2			
EXTP(R)	Begin EXTended Page (and Register) sequence	2/4			
EXTS(R)	Begin EXTended Segment (and Register) sequence	2/4			
LX 13(11)					



### **Special Function Registers Overview**

Table 7 lists all SFRs which are implemented in the C164CI in alphabetical order.

**Bit-addressable** SFRs are marked with the letter "**b**" in column "Name". SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-peripherals are marked with the letter "**X**" in column "Physical Address".

An SFR can be specified via its individual mnemonic name. Depending on the selected addressing mode, an SFR can be accessed via its physical address (using the Data Page Pointers), or via its short 8-bit address (without using the Data Page Pointers).

Table 7 C164Cl Registers, Ordered by Name

Name		Physica Address		8-Bit Addr.	Description	Reset Value
ADCIC	b	FF98 <sub>H</sub>		CCH	A/D Converter End of Conversion Interrupt Control Register	0000 <sub>H</sub>
ADCON	b	FFA0 <sub>H</sub>		D0 <sub>H</sub>	A/D Converter Control Register	0000 <sub>H</sub>
ADDAT		FEA0 <sub>H</sub>		50 <sub>H</sub>	A/D Converter Result Register	0000 <sub>H</sub>
ADDAT2		F0A0 <sub>H</sub>	Ε	50 <sub>H</sub>	A/D Converter 2 Result Register	0000 <sub>H</sub>
ADDRSEL1		FE18 <sub>H</sub>		0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
ADDRSEL2 FE1A <sub>H</sub>			0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>	
ADDRSEL3 FE1		FE1C <sub>H</sub>		0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
ADDRSEL4		FE1E <sub>H</sub>		0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
ADEIC	b	FF9A <sub>H</sub>		CD <sub>H</sub>	A/D Converter Overrun Error Interrupt Control Register	0000 <sub>H</sub>
BUSCON0	b	FF0C <sub>H</sub>		86 <sub>H</sub>	Bus Configuration Register 0	0000 <sub>H</sub>
BUSCON1	b	FF14 <sub>H</sub>		8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>
BUSCON2	b	FF16 <sub>H</sub>		8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>
BUSCON3	b	FF18 <sub>H</sub>		8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>
BUSCON4	b	FF1A <sub>H</sub>		8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>
C1BTR		EF04 <sub>H</sub>	X		CAN1 Bit Timing Register	UUUU <sub>H</sub>
C1CSR		EF00 <sub>H</sub>	X		CAN1 Control / Status Register	XX01 <sub>H</sub>
C1GMS		EF06 <sub>H</sub>	X		CAN1 Global Mask Short	UFUU <sub>H</sub>
C1LARn		EFn4 <sub>H</sub>	X		CAN Lower Arbitration Register (msg. n)	UUUU <sub>H</sub>
C1LGML		EF0A <sub>H</sub>	X		CAN Lower Global Mask Long	UUUU <sub>H</sub>
C1LMLM		EF0E <sub>H</sub>	X		CAN Lower Mask of Last Message	UUUU <sub>H</sub>



Table 7 C164Cl Registers, Ordered by Name (cont'd)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
C1MCFGn		EFn6 <sub>H</sub>	X		CAN Message Configuration Register (msg. <b>n</b> )	UU <sub>H</sub>
C1MCRn		EFn0 <sub>H</sub>	X		CAN Message Control Register (msg. n)	UUUU <sub>H</sub>
C1PCIR		EF02 <sub>H</sub>	X		CAN1 Port Control / Interrupt Register	XXXX <sub>H</sub>
C1UARn		EFn2 <sub>H</sub>	X		CAN Upper Arbitration Register (msg. n)	UUUU <sub>H</sub>
C1UGML		EF08 <sub>H</sub>	X		CAN Upper Global Mask Long	UUUU <sub>H</sub>
C1UMLM		EF0C <sub>H</sub>	X		CAN Upper Mask of Last Message	UUUU <sub>H</sub>
CC10IC	b	FF8C <sub>H</sub>		C6 <sub>H</sub>	External Interrupt 2 Control Register	0000 <sub>H</sub>
CC11IC	b	FF8E <sub>H</sub>		C7 <sub>H</sub>	External Interrupt 3 Control Register	0000 <sub>H</sub>
CC16		FE60 <sub>H</sub>		30 <sub>H</sub>	CAPCOM Register 16	0000 <sub>H</sub>
CC16IC	b	F160 <sub>H</sub>	Ε	B0 <sub>H</sub>	CAPCOM Reg. 16 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC17		FE62 <sub>H</sub>		31 <sub>H</sub>	CAPCOM Register 17	0000 <sub>H</sub>
CC17IC	b	F162 <sub>H</sub>	Ε	B1 <sub>H</sub>	CAPCOM Reg. 17 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC18		FE64 <sub>H</sub>		32 <sub>H</sub>	CAPCOM Register 18	0000 <sub>H</sub>
CC18IC	b	F164 <sub>H</sub>	Ε	B2 <sub>H</sub>	CAPCOM Reg. 18 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC19		FE66 <sub>H</sub>		33 <sub>H</sub>	CAPCOM Register 19	0000 <sub>H</sub>
CC19IC	b	F166 <sub>H</sub>	Ε	B3 <sub>H</sub>	CAPCOM Reg. 19 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC20		FE68 <sub>H</sub>		34 <sub>H</sub>	CAPCOM Register 20	0000 <sub>H</sub>
CC20IC	b	F168 <sub>H</sub>	Ε	B4 <sub>H</sub>	CAPCOM Reg. 20 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC21		FE6A <sub>H</sub>		35 <sub>H</sub>	CAPCOM Register 21	0000 <sub>H</sub>
CC21IC	b	F16A <sub>H</sub>	Ε	B5 <sub>H</sub>	CAPCOM Reg. 21 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC22		FE6C <sub>H</sub>		36 <sub>H</sub>	CAPCOM Register 22	0000 <sub>H</sub>
CC22IC	b	F16C <sub>H</sub>	Ε	B6 <sub>H</sub>	CAPCOM Reg. 22 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC23		FE6E <sub>H</sub>		37 <sub>H</sub>	CAPCOM Register 23	0000 <sub>H</sub>
CC23IC	b	F16E <sub>H</sub>	Ε	B7 <sub>H</sub>	CAPCOM Reg. 23 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC24		FE70 <sub>H</sub>		38 <sub>H</sub>	CAPCOM Register 24	0000 <sub>H</sub>
CC24IC	b	F170 <sub>H</sub>	Ε	B8 <sub>H</sub>	CAPCOM Reg. 24 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC25		FE72 <sub>H</sub>		39 <sub>H</sub>	CAPCOM Register 25	0000 <sub>H</sub>
CC25IC	b	F172 <sub>H</sub>	Ε	B9 <sub>H</sub>	CAPCOM Reg. 25 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC26		FE74 <sub>H</sub>		3A <sub>H</sub>	CAPCOM Register 26	0000 <sub>H</sub>



Table 7 C164Cl Registers, Ordered by Name (cont'd)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
CC26IC	b	F174 <sub>H</sub>	Ε	BA <sub>H</sub>	CAPCOM Reg. 26 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC27		FE76 <sub>H</sub>		3B <sub>H</sub>	CAPCOM Register 27	0000 <sub>H</sub>
CC27IC	b	F176 <sub>H</sub>	Ε	BB <sub>H</sub>	CAPCOM Reg. 27 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC28		FE78 <sub>H</sub>		3C <sub>H</sub>	CAPCOM Register 28	0000 <sub>H</sub>
CC28IC	b	F178 <sub>H</sub>	Ε	BC <sub>H</sub>	CAPCOM Reg. 28 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC29		FE7A <sub>H</sub>		3D <sub>H</sub>	CAPCOM Register 29	0000 <sub>H</sub>
CC29IC	b	F184 <sub>H</sub>	Ε	C2 <sub>H</sub>	CAPCOM Reg. 29 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC30		FE7C <sub>H</sub>		3E <sub>H</sub>	CAPCOM Register 30	0000 <sub>H</sub>
CC30IC	b	F18C <sub>H</sub>	Ε	C6 <sub>H</sub>	CAPCOM Reg. 30 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC31		FE7E <sub>H</sub>		3F <sub>H</sub>	CAPCOM Register 31	0000 <sub>H</sub>
CC31IC	b	F194 <sub>H</sub>	Ε	CA <sub>H</sub>	CAPCOM Reg. 31 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC60		FE30 <sub>H</sub>		18 <sub>H</sub>	CAPCOM 6 Register 0	0000 <sub>H</sub>
CC61		FE32 <sub>H</sub>		19 <sub>H</sub>	CAPCOM 6 Register 1	0000 <sub>H</sub>
CC62		FE34 <sub>H</sub>		1A <sub>H</sub>	CAPCOM 6 Register 2	0000 <sub>H</sub>
CC6EIC	b	F188 <sub>H</sub>	Ε	C4 <sub>H</sub>	CAPCOM 6 Emergency Interrrupt Control Register	0000 <sub>H</sub>
CC6CIC	b	F17E <sub>H</sub>	Ε	BF <sub>H</sub>	CAPCOM 6 Interrupt Control Register	0000 <sub>H</sub>
CC6MCON	b	FF32 <sub>H</sub>		99 <sub>H</sub>	CAPCOM 6 Mode Control Register	00FF <sub>H</sub>
CC6MIC	b	FF36 <sub>H</sub>		9B <sub>H</sub>	CAPCOM 6 Mode Interrupt Ctrl. Reg.	0000 <sub>H</sub>
CC6MSEL		F036 <sub>H</sub>	Ε	1B <sub>H</sub>	CAPCOM 6 Mode Select Register	0000 <sub>H</sub>
CC8IC	b	FF88 <sub>H</sub>		C4 <sub>H</sub>	External Interrupt 0 Control Register	0000 <sub>H</sub>
CC9IC	b	FF8A <sub>H</sub>		C5 <sub>H</sub>	External Interrupt 1 Control Register	0000 <sub>H</sub>
CCM4	b	FF22 <sub>H</sub>		91 <sub>H</sub>	CAPCOM Mode Control Register 4	0000 <sub>H</sub>
CCM5	b	FF24 <sub>H</sub>		92 <sub>H</sub>	CAPCOM Mode Control Register 5	0000 <sub>H</sub>
CCM6	b	FF26 <sub>H</sub>		93 <sub>H</sub>	CAPCOM Mode Control Register 6	
CCM7	b	FF28 <sub>H</sub>		94 <sub>H</sub>	CAPCOM Mode Control Register 7	0000 <sub>H</sub>
CMP13		FE36 <sub>H</sub>		1B <sub>H</sub>	CAPCOM 6 Timer 13 Compare Reg.	
СР		FE10 <sub>H</sub>		08 <sub>H</sub>	CPU Context Pointer Register	
CSP		FE08 <sub>H</sub>		04 <sub>H</sub>	CPU Code Segment Pointer Register (8 bits, not directly writeable)	0000 <sub>H</sub>



Table 7 C164Cl Registers, Ordered by Name (cont'd)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
CTCON	b	FF30 <sub>H</sub>		98 <sub>H</sub>	CAPCOM 6 Compare Timer Ctrl. Reg.	1010 <sub>H</sub>
DP0H	b	F102 <sub>H</sub>	Ε	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP0L	b	F100 <sub>H</sub>	Ε	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub>	Ε	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub>	Ε	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>		E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>		E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP8	b	FFD6 <sub>H</sub>		EB <sub>H</sub>	Port 8 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>		00 <sub>H</sub>	CPU Data Page Pointer 0 Reg. (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>		01 <sub>H</sub>	CPU Data Page Pointer 1 Reg. (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>		02 <sub>H</sub>	CPU Data Page Pointer 2 Reg. (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>		03 <sub>H</sub> CPU Data Page Pointer 3 Reg. (10 bits)		0003 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub>	1C0 <sub>H</sub> <b>E</b> E0 <sub>H</sub>		External Interrupt Control Register	0000 <sub>H</sub>
EXISEL	b	F1DA <sub>H</sub>	Ε	$ED_H$	External Interrupt Source Select Reg.	0000 <sub>H</sub>
FOCON	b	FFAA <sub>H</sub>		D5 <sub>H</sub>	Frequency Output Control Register	0000 <sub>H</sub>
IDCHIP		F07C <sub>H</sub>	Ε	3E <sub>H</sub>	Identifier	$XXXX_H$
IDMANUF		F07E <sub>H</sub>	Ε	3F <sub>H</sub>	Identifier	1820 <sub>H</sub>
IDMEM		F07A <sub>H</sub>	Ε	3D <sub>H</sub>	Identifier	$XXXX_H$
IDPROG		F078 <sub>H</sub>	Ε	3C <sub>H</sub>	Identifier	$XXXX_H$
IDMEM2		F076 <sub>H</sub>	Ε	3B <sub>H</sub>	Identifier	$XXXX_H$
ISNC	b	F1DE <sub>H</sub>	Ε	EFH	Interrupt Subnode Control Register	0000 <sub>H</sub>
MDC	b	FF0E <sub>H</sub>		87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>		06 <sub>H</sub>	CPU Multiply Divide Reg. – High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>		07 <sub>H</sub>	CPU Multiply Divide Reg. – Low Word	0000 <sub>H</sub>
ODP3	b	F1C6 <sub>H</sub>	Ε	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP4	b	F1CA <sub>H</sub>	Ε	E5 <sub>H</sub>	Port 4 Open Drain Control Register	
ODP8	b	F1D6 <sub>H</sub>	Ε	EB <sub>H</sub>	B <sub>H</sub> Port 8 Open Drain Control Register	
ONES	b	FF1E <sub>H</sub>		8F <sub>H</sub> Constant Value 1's Register (read only)		FFFF <sub>H</sub>
OPAD		EDC2 <sub>H</sub>	X		OTP Progr. Interface Address Register	
OPCTRL	RL EDCO <sub>H</sub> X			OTP Progr. Interface Control Register	0007 <sub>H</sub>	



Table 7 C164Cl Registers, Ordered by Name (cont'd)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
OPDAT		EDC4 <sub>H</sub>	X		OTP Progr. Interface Data Register	0000 <sub>H</sub>
P0H	b	FF02 <sub>H</sub>		81 <sub>H</sub>	Port 0 High Reg. (Upper half of PORT0)	00 <sub>H</sub>
P0L	b	FF00 <sub>H</sub>		80 <sub>H</sub>	Port 0 Low Reg. (Lower half of PORT0)	00 <sub>H</sub>
P1H	b	FF06 <sub>H</sub>		83 <sub>H</sub>	Port 1 High Reg. (Upper half of PORT1)	00 <sub>H</sub>
P1L	b	FF04 <sub>H</sub>		82 <sub>H</sub>	Port 1 Low Reg. (Lower half of PORT1)	00 <sub>H</sub>
P3	b	FFC4 <sub>H</sub>		E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
P4	b	FFC8 <sub>H</sub>		E4 <sub>H</sub>	Port 4 Register (7 bits)	00 <sub>H</sub>
P5	b	FFA2 <sub>H</sub>		D1 <sub>H</sub>	Port 5 Register (read only)	$XXXX_H$
P5DIDIS	b	FFA4 <sub>H</sub>		D2 <sub>H</sub>	Port 5 Digital Input Disable Register	0000 <sub>H</sub>
P8	b	FFD4 <sub>H</sub>		EA <sub>H</sub>	Port 8 Register (8 bits)	00 <sub>H</sub>
PECC0		FEC0 <sub>H</sub>		60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1		FEC2 <sub>H</sub>		61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2	FEC4 <sub>H</sub>		62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>	
PECC3	FEC6 <sub>H</sub>		63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>	
PECC4		FEC8 <sub>H</sub>		64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>
PECC5		FECA <sub>H</sub>		65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>
PECC6		FECC <sub>H</sub>		66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>
PECC7		FECE <sub>H</sub>		67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>
PICON	b	F1C4 <sub>H</sub>	Ε	E2 <sub>H</sub>	Port Input Threshold Control Register	0000 <sub>H</sub>
POCON0H		F082 <sub>H</sub>	Ε	41 <sub>H</sub>	Port P0H Output Control Register	0011 <sub>H</sub>
POCON0L		F080 <sub>H</sub>	Ε	40 <sub>H</sub>	Port P0L Output Control Register	0011 <sub>H</sub>
POCON1H		F086 <sub>H</sub>	Ε	43 <sub>H</sub>	Port P1H Output Control Register	0011 <sub>H</sub>
POCON1L		F084 <sub>H</sub>	Ε	42 <sub>H</sub>	Port P1L Output Control Register	0011 <sub>H</sub>
POCON20		F0AA <sub>H</sub>	Ε	55 <sub>H</sub>	Dedicated Pin Output Control Register	0000 <sub>H</sub>
POCON3		F08A <sub>H</sub>	Ε	45 <sub>H</sub>	Port P3 Output Control Register	2222 <sub>H</sub>
POCON4		F08C <sub>H</sub>	<b>E</b> 46 <sub>H</sub>		Port P4 Output Control Register	0010 <sub>H</sub>
POCON8		F092 <sub>H</sub>	<b>E</b> 49 <sub>H</sub>		Port P8 Output Control Register	0022 <sub>H</sub>
PSW	b	FF10 <sub>H</sub>		88 <sub>H</sub>	CPU Program Status Word	
RP0H	b	F108 <sub>H</sub> <b>E</b> 84 <sub>H</sub>		84 <sub>H</sub>	System Startup Config. Reg. (Rd. only)	$XX_H$
RSTCON	b	F1E0 <sub>H</sub>	m		Reset Control Register	00XX <sub>H</sub>



Table 7 C164Cl Registers, Ordered by Name (cont'd)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
RTCH		F0D6 <sub>H</sub>	Ε	6B <sub>H</sub>	RTC High Register	no
RTCL		F0D4 <sub>H</sub>	Ε	6A <sub>H</sub>	RTC Low Register	no
S0BG		FEB4 <sub>H</sub>		5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>
S0CON	b	FFB0 <sub>H</sub>		D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
S0EIC	b	FF70 <sub>H</sub>		B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Ctrl. Reg.	0000 <sub>H</sub>
S0RBUF		FEB2 <sub>H</sub>		59 <sub>H</sub>	Serial Channel 0 Receive Buffer Reg. (read only)	XXXX <sub>H</sub>
S0RIC	b	FF6E <sub>H</sub>		B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register	0000 <sub>H</sub>
S0TBIC	b	F19C <sub>H</sub>	Ε	CE <sub>H</sub>	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
S0TBUF		FEB0 <sub>H</sub>		58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Reg. (write only)	0000 <sub>H</sub>
S0TIC	b	FF6C <sub>H</sub>		B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register	0000 <sub>H</sub>
SP		FE12 <sub>H</sub>		09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
SSCBR		F0B4 <sub>H</sub>	Ε	5A <sub>H</sub>	SSC Baudrate Register	0000 <sub>H</sub>
SSCCON	b	FFB2 <sub>H</sub>		D9 <sub>H</sub>	SSC Control Register	0000 <sub>H</sub>
SSCEIC	b	FF76 <sub>H</sub>		BB <sub>H</sub>	SSC Error Interrupt Control Register	0000 <sub>H</sub>
SSCRB		F0B2 <sub>H</sub>	Ε	59 <sub>H</sub>	SSC Receive Buffer	XXXX <sub>H</sub>
SSCRIC	b	FF74 <sub>H</sub>		BA <sub>H</sub>	SSC Receive Interrupt Control Register	0000 <sub>H</sub>
SSCTB		F0B0 <sub>H</sub>	Ε	58 <sub>H</sub>	SSC Transmit Buffer	0000 <sub>H</sub>
SSCTIC	b	FF72 <sub>H</sub>		B9 <sub>H</sub>	SSC Transmit Interrupt Control Register	0000 <sub>H</sub>
STKOV		FE14 <sub>H</sub>		0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>
STKUN		FE16 <sub>H</sub>		0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>
SYSCON	b	FF12 <sub>H</sub>		89 <sub>H</sub>	CPU System Configuration Register	<sup>1)</sup> 0xx0 <sub>H</sub>
SYSCON1	b	F1DC <sub>H</sub>	Ε	EE <sub>H</sub>	CPU System Configuration Register 1	0000 <sub>H</sub>
SYSCON2	b	F1D0 <sub>H</sub>	Ε	E8 <sub>H</sub>	CPU System Configuration Register 2	0000 <sub>H</sub>
SYSCON3	b	F1D4 <sub>H</sub>	Ε	EA <sub>H</sub>	CPU System Configuration Register 3	0000 <sub>H</sub>



Table 7 C164Cl Registers, Ordered by Name (cont'd)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
T12IC	b	F190 <sub>H</sub>	Ε	C8 <sub>H</sub>	CAPCOM 6 Timer 12 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T12OF		F034 <sub>H</sub> <b>E</b>		1A <sub>H</sub>	CAPCOM 6 Timer 12 Offset Register	0000 <sub>H</sub>
T12P		F030 <sub>H</sub>	Ε	18 <sub>H</sub>	CAPCOM 6 Timer 12 Period Register	0000 <sub>H</sub>
T13IC	b	F198 <sub>H</sub>	Ε	CCH	CAPCOM 6 Timer 13 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T13P		F032 <sub>H</sub>	Ε	19 <sub>H</sub>	CAPCOM 6 Timer 13 Period Register	0000 <sub>H</sub>
T14		F0D2 <sub>H</sub>	Ε	69 <sub>H</sub>	RTC Timer 14 Register	no
T14REL		F0D0 <sub>H</sub>	Ε	68 <sub>H</sub>	RTC Timer 14 Reload Register	no
T2		FE40 <sub>H</sub>		20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T2CON	b	FF40 <sub>H</sub>		A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
T2IC	b	FF60 <sub>H</sub>		B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
Т3		FE42 <sub>H</sub>		21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T3CON	b	FF42 <sub>H</sub>		A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
T3IC	b	FF62 <sub>H</sub>		B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
T4		FE44 <sub>H</sub>		22 <sub>H</sub>	H GPT1 Timer 4 Register	
T4CON	b	FF44 <sub>H</sub>		A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>
T4IC	b	FF64 <sub>H</sub>		B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
<b>T7</b>		F050 <sub>H</sub>	Ε	28 <sub>H</sub>	CAPCOM Timer 7 Register	0000 <sub>H</sub>
T78CON	b	FF20 <sub>H</sub>		90 <sub>H</sub>	CAPCOM Timer 7 and 8 Ctrl. Reg.	0000 <sub>H</sub>
T7IC	b	F17A <sub>H</sub>	Ε	$BD_H$	CAPCOM Timer 7 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T7REL		F054 <sub>H</sub>	Ε	2A <sub>H</sub>	CAPCOM Timer 7 Reload Register	0000 <sub>H</sub>
T8		F052 <sub>H</sub>	Ε	29 <sub>H</sub>	CAPCOM Timer 8 Register	0000 <sub>H</sub>
T8IC	b	F17C <sub>H</sub>	Ε	BE <sub>H</sub>	CAPCOM Timer 8 Interrupt Ctrl. Reg.	0000 <sub>H</sub>
T8REL		F056 <sub>H</sub>	Ε	2B <sub>H</sub>	CAPCOM Timer 8 Reload Register	0000 <sub>H</sub>
TFR	b	$FFAC_H$		D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
TRCON	b	FF34 <sub>H</sub>		9A <sub>H</sub>	CAPCOM 6 Trap Enable Ctrl. Reg.	00XX <sub>H</sub>
WDT		FEAE <sub>H</sub>		57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
WDTCON		FFAE <sub>H</sub>		D7 <sub>H</sub>	Watchdog Timer Control Register	<sup>2)</sup> 00xx <sub>H</sub>
XP0IC	b	F186 <sub>H</sub>	Ε	C3 <sub>H</sub>	CAN1 Module Interrupt Control Register	0000 <sub>H</sub>
XP1IC	b	F18E <sub>H</sub>	Ε	C7 <sub>H</sub>	Unassigned Interrupt Control Reg.	0000 <sub>H</sub>



## Table 7 C164Cl Registers, Ordered by Name (cont'd)

Name		Physica Address		8-Bit Addr.	Description	Reset Value
XP3IC	XP3IC b F19E <sub>H</sub> E		CF <sub>H</sub>	PLL/RTC Interrupt Control Register	0000 <sub>H</sub>	
ZEROS	b	FF1C <sub>H</sub> 8E <sub>H</sub>		8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

<sup>1)</sup> The system configuration is selected during reset.

Note: The three registers of the OTP programming interface are, of course, only implemented in the OTP versions of the C164CI.

<sup>&</sup>lt;sup>2)</sup> The reset value depends on the indicated reset source.



## **Absolute Maximum Ratings**

Table 8 Absolute Maximum Rating Parameters

Parameter	Symbol	Limit '	Values	Unit	Notes
		min.	max.		
Storage temperature	$T_{ST}$	-65	150	°C	_
Junction temperature	$T_{J}$	-40	150	°C	under bias
Voltage on $V_{\rm DD}$ pins with respect to ground $(V_{\rm SS})$	$V_{DD}$	-0.5	6.5	V	_
Voltage on any pin with respect to ground $(V_{SS})$	$V_{IN}$	-0.5	V <sub>DD</sub> + 0.5	V	_
Input current on any pin during overload condition	_	-10	10	mA	_
Absolute sum of all input currents during overload condition	_	_	100	mA	_
Power dissipation	$P_{DISS}$	_	1.5	W	_

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( $V_{IN} > V_{DD}$  or  $V_{IN} < V_{SS}$ ) the voltage on  $V_{DD}$  pins with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.



#### **Operating Conditions**

The following operating conditions must not be exceeded in order to ensure correct operation of the C164CI. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

**Table 9** Operating Condition Parameters

Parameter	Symbol	Limit '	Values	Unit	Notes	
		min.	max.			
Digital supply voltage	$V_{DD}$	4.75	5.5	V	Active mode, $f_{\text{CPUmax}} = 25 \text{ MHz}$	
		2.5 <sup>1)</sup>	5.5	V	PowerDown mode	
Digital ground voltage	$V_{SS}$		0	V	Reference voltage	
Overload current	$I_{OV}$	_	±5	mA	Per pin <sup>2)3)</sup>	
Absolute sum of overload currents	$\Sigma  I_{OV} $	_	50	mA	3)	
External Load Capacitance	$C_{L}$	_	100	pF	Pin drivers in default mode <sup>4)5)</sup>	
Ambient temperature	$T_{A}$	0	70	°C	SAB-C164CI	
		-40	85	°C	SAF-C164CI	
		-40	125	°C	SAK-C164CI	

<sup>1)</sup> Output voltages and output currents will be reduced when  $V_{
m DD}$  leaves the range defined for active mode.

Overload conditions occur if the standard operatings conditions are exceeded, i.e. the voltage on any pin exceeds the specified range (i.e.  $V_{\text{OV}} > V_{\text{DD}} + 0.5 \text{ V}$  or  $V_{\text{OV}} < V_{\text{SS}} - 0.5 \text{ V}$ ). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltage must remain within the specified limits. Proper operation is not guaranteed if overload conditions occur on functional pins line XTAL1,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , etc.

<sup>3)</sup> Not 100% tested, guaranteed by design and characterization.

The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output current may lead to increased delays or reduced driving capability  $(C_L)$ .

<sup>&</sup>lt;sup>5)</sup> The current ROM-version of the C164CI is equipped with port drivers, which provide reduced driving capability and reduced control. Please refer to the actual errata sheet for details.



### **Parameter Interpretation**

The parameters listed in the following partly represent the characteristics of the C164Cl and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in column "Symbol":

#### CC (Controller Characteristics):

The logic of the C164CI will provide signals with the respective characteristics.

#### SR (System Requirement):

The external system must provide signals with the respective characteristics to the C164CI.

#### **DC Characteristics**

(Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol		Limit '	Values	Unit	Test Conditions
			min.	max.		
Input low voltage (TTL, all except XTAL1)	$V_{IL}$	SR	-0.5	0.2 V <sub>DD</sub> - 0.1	V	_
Input low voltage XTAL1	$V_{IL2}$	SR	-0.5	0.3 V <sub>DD</sub>	V	_
Input low voltage (Special Threshold)	$V_{ILS}$	SR	-0.5	2.0	V	_
Input high voltage (TTL, all except RSTIN, XTAL1)	$V_{IH}$	SR	0.2 V <sub>DD</sub> + 0.9	V <sub>DD</sub> + 0.5	V	_
Input high voltage RSTIN (when operated as input)	$V_{IH1}$	SR	0.6 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage XTAL1	$V_{IH2}$	SR	0.7 V <sub>DD</sub>	V <sub>DD</sub> + 0.5	V	_
Input high voltage (Special Threshold)	$V_{IHS}$	SR	0.8 V <sub>DD</sub> - 0.2	V <sub>DD</sub> + 0.5	V	_
Input Hysteresis (Special Threshold)	HYS		400	_	mV	Series resistance = 0 Ω
Output low voltage <sup>2)</sup>	$V_{OL}$	CC	_	1.0	V	$I_{OL} \le I_{OLmax}^{3)}$
			_	0.45	V	$I_{OL} \le I_{OLnom}^{3)4)}$
Output high voltage <sup>5)</sup>	$V_{OH}$	CC	V <sub>DD</sub> - 1.0	_	V	$I_{OH} \ge I_{OHmax}^{3)}$
			V <sub>DD</sub> - 0.45	_	V	$I_{\text{OH}} \ge I_{\text{OHnom}}^{3)4)}$
Input leakage current (Port 5)	$I_{OZ1}$	CC	_	±200	nA	0 V < $V_{\text{IN}}$ < $V_{\text{DD}}$



# **DC Characteristics** (cont'd) (Operating Conditions apply)<sup>1)</sup>

Parameter	Symbol Limit Value			Unit	<b>Test Conditions</b>
		min.	max.		
Input leakage current (all other)	I <sub>OZ2</sub> CC	_	±500	nA	$0.45 \text{ V} < V_{\text{IN}} < V_{\text{DD}}$
RSTIN inactive current <sup>6)</sup>	$I_{RSTH}^{7)}$	_	-10	μΑ	$V_{IN} = V_{IH1}$
RSTIN active current <sup>6)</sup>	I <sub>RSTL</sub> <sup>8)</sup>	-100	_	μА	$V_{IN} = V_{IL}$
RD/WR inact. current <sup>9)</sup>	I <sub>RWH</sub> 7)	_	-40	μΑ	V <sub>OUT</sub> = 2.4 V
RD/WR active current <sup>9)</sup>	$I_{\text{RWL}}^{8)}$	-500	_	μΑ	$V_{OUT} = V_{OLmax}$
ALE inactive current <sup>9)</sup>	I <sub>ALEL</sub> <sup>7)</sup>	_	40	μΑ	$V_{OUT} = V_{OLmax}$
ALE active current <sup>9)</sup>	I <sub>ALEH</sub> 8)	500	_	μΑ	V <sub>OUT</sub> = 2.4 V
Port 4 inactive current <sup>9)</sup>	$I_{P4H}^{7)}$	_	-40	μΑ	V <sub>OUT</sub> = 2.4 V
Port 4 active current <sup>9)</sup>	I <sub>P4L</sub> <sup>8)</sup>	-500	_	μΑ	$V_{OUT} = V_{OL1max}$
PORT0 configuration current <sup>10)</sup>	$I_{POH}^{7)}$	_	-10	μΑ	$V_{IN} = V_{IHmin}$
	$I_{POL}^{8)}$	-100	_	μΑ	$V_{IN} = V_{ILmax}$
XTAL1 input current	$I_{IL}$ CC	_	±20	μΑ	0 V < $V_{\text{IN}}$ < $V_{\text{DD}}$
Pin capacitance <sup>11)</sup> (digital inputs/outputs)	$C_{IO}$ CC	_	10	pF	f = 1 MHz $T_{A}$ = 25 °C

Neeping signal levels within the levels specified in this table, ensures operation without overload conditions. For signal levels outside these specifications also refer to the specification of the overload current  $I_{OV}$ .

<sup>2)</sup> For pin RSTIN this specification is only valid in bidirectional reset mode.

<sup>3)</sup> The maximum deliverable output current of a port driver depends on the selected output driver mode, see **Table 10, Current Limits for Port Output Drivers.** The limit for pin groups must be respected.

As a rule, with decreasing output current the output levels approach the respective supply level ( $V_{OL} \rightarrow V_{SS}$ ,  $V_{OH} \rightarrow V_{DD}$ ). However, only the levels for nominal output currents are guaranteed.

<sup>5)</sup> This specification is not valid for outputs which are switched to open drain mode. In this case the respective output will float and the voltage results from the external circuitry.

<sup>&</sup>lt;sup>6)</sup> These parameters describe the  $\overline{\text{RSTIN}}$  pullup, which equals a resistance of ca. 50 to 250 k $\Omega$ .

<sup>7)</sup> The maximum current may be drawn while the respective signal line remains inactive.

<sup>8)</sup> The minimum current must be drawn in order to drive the respective signal line active.

<sup>&</sup>lt;sup>9)</sup> This specification is valid during Reset and during Adapt-mode. The Port 4 current values are only valid for pins P4.3-0, which can act as CS outputs.

<sup>&</sup>lt;sup>10)</sup> This specification is valid during Reset if required for configuration, and during Adapt-mode.

<sup>&</sup>lt;sup>11)</sup> Not 100% tested, guaranteed by design and characterization.



#### Table 10 Current Limits for Port Output Drivers

Port Output Driver Mode	Maximum Output Current $(I_{OLmax}, -I_{OHmax})^1)$	Nominal Output Current $(I_{OLnom}, -I_{OHnom})^2$
Strong driver	10 mA	2.5 mA
Medium driver	4.0 mA	1.0 mA
Weak driver	0.5 mA	0.1 mA

An output current above  $I_{OX_{nom}}I$  may be drawn from up to three pins at the same time. For any group of 16 neighboring port output pins the total output current in each direction ( $ΣI_{OL}$  and  $Σ-I_{OH}$ ) must remain below 50 mA.

## **Power Consumption C164CI (ROM)**

(Operating Conditions apply)

Parameter	Sym-	Limit	Values	Unit	Test
	bol	min.	max.		Conditions
Power supply current (active) with all peripherals active	$I_{DD}$	_	1 + 2.5 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IL}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$
Idle mode supply current with all peripherals active	$I_{IDX}$	_	1 + 1.1 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in } [\text{MHz}]^{1)}$
Idle mode supply current with all peripherals deactivated, PLL off, SDD factor = 32	$I_{\rm IDO}^{2)}$	_	500 + 50 × f <sub>OSC</sub>	μΑ	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{OSC}} \text{ in [MHz]}^{1)}$
Sleep and Power-down mode supply current with RTC running	$I_{\rm PDR}^{2)}$	_	200 + 25 × f <sub>OSC</sub>	μΑ	$V_{\rm DD} = V_{\rm DDmax}$ $f_{\rm OSC}$ in [MHz] <sup>3)</sup>
Sleep and Power-down mode supply current with RTC disabled	$I_{PDO}$	_	50	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{3)}$

The supply current is a function of the operating frequency. This dependency is illustrated in **Figure 9**. These parameters are tested at  $V_{\rm DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .

<sup>2)</sup> The current ROM-version of the C164CI (step Ax) is equipped with port drivers, which provide reduced driving capability and reduced control. Please refer to the actual errata sheet for details.

<sup>&</sup>lt;sup>2)</sup> This parameter is determined mainly by the current consumed by the oscillator (see **Figure 8**). This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The values given refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.

This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  - 0.1 V to  $V_{\rm DD}$ ,  $V_{\rm REF}$  = 0 V, all outputs (including pins configured as outputs) disconnected.



## **Power Consumption C164CI (OTP)**

(Operating Conditions apply)

Parameter	Sym-	Lim	it Values	Unit	Test
	bol	min.	max.		Conditions
Power supply current (active) with all peripherals active	$I_{DD}$	_	10 + 3.5 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IL}}$ $f_{\text{CPU}}$ in [MHz] <sup>1)</sup>
Idle mode supply current with all peripherals active	$I_{IDX}$	_	5 + 1.25 × f <sub>CPU</sub>	mA	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{CPU}} \text{ in [MHz]}^{1)}$
Idle mode supply current with all peripherals deactivated, PLL off, SDD factor = 32	$I_{\rm IDO}^{2)}$	_	500 + 50 × f <sub>OSC</sub>	μΑ	$\overline{\text{RSTIN}} = V_{\text{IH1}}$ $f_{\text{OSC}} \text{ in } [\text{MHz}]^{1)}$
Sleep and Power-down mode supply current with RTC running	$I_{\rm PDR}^{2)}$	_	200 + 25 × f <sub>OSC</sub>	μΑ	$V_{\rm DD} = V_{\rm DDmax}$ $f_{\rm OSC}$ in [MHz] <sup>3)</sup>
Sleep and Power-down mode supply current with RTC disabled	$I_{PDO}$	_	50	μΑ	$V_{\rm DD} = V_{\rm DDmax}^{3)}$

<sup>1)</sup> The supply current is a function of the operating frequency. This dependency is illustrated in **Figure 10**. These parameters are tested at  $V_{\rm DDmax}$  and maximum CPU clock with all outputs disconnected and all inputs at  $V_{\rm IL}$  or  $V_{\rm IH}$ .

<sup>&</sup>lt;sup>2)</sup> This parameter is determined mainly by the current consumed by the oscillator (see **Figure 8**). This current, however, is influenced by the external oscillator circuitry (crystal, capacitors). The values given refer to a typical circuitry and may change in case of a not optimized external oscillator circuitry.

This parameter is tested including leakage currents. All inputs (including pins configured as inputs) at 0 V to 0.1 V or at  $V_{\rm DD}$  - 0.1 V to  $V_{\rm DD}$ ,  $V_{\rm REF}$  = 0 V, all outputs (including pins configured as outputs) disconnected.






Figure 8 Idle and Power Down Supply Current as a Function of Oscillator Frequency






Figure 9 Supply/Idle Current as a Function of Operating Frequency for ROM Derivatives






Figure 10 Supply/Idle Current as a Function of Operating Frequency for OTP Derivatives



# AC Characteristics Definition of Internal Timing

The internal operation of the C164Cl is controlled by the internal CPU clock  $f_{\text{CPU}}$ . Both edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time between two consecutive edges of the CPU clock, called "TCL" (see Figure 11).




Figure 11 Generation Mechanisms for the CPU Clock

The CPU clock signal  $f_{\text{CPU}}$  can be generated from the oscillator clock signal  $f_{\text{OSC}}$  via different mechanisms. The duration of TCLs and their variation (and also the derived external timing) depends on the used mechanism to generate  $f_{\text{CPU}}$ . This influence must be regarded when calculating the timings for the C164CI.

Note: The example for PLL operation shown in Figure 11 refers to a PLL factor of 4.

The used mechanism to generate the basic CPU clock is selected by bitfield CLKCFG in register RP0H.7-5.

Upon a long hardware reset register RP0H is loaded with the logic levels present on the upper half of PORT0 (P0H), i.e. bitfield CLKCFG represents the logic levels on pins



P0.15-13 (P0H.7-5). Register RP0H can be loaded from the upper half of register RSTCON under software control.

**Table 11** associates the combinations of these three bits with the respective clock generation mode.

Table 11 C164Cl Clock Generation Modes

CLKCFG <sup>1)</sup> (RP0H.7-5)	CPU Frequency $f_{\text{CPU}} = f_{\text{OSC}} \times \text{F}$	External Clock Input Range <sup>2)</sup>	Notes
1 1 1	$f_{\rm OSC} \times 4$	2.5 to 6.25 MHz	Default configuration
1 1 0	$f_{\rm OSC} \times 3$	3.33 to 8.33 MHz	_
1 0 1	$f_{\rm OSC} \times 2$	5 to 12.5 MHz	-
1 0 0	$f_{\rm OSC} \times 5$	2 to 5 MHz	_
0 1 1	$f_{ m OSC}  imes  extsf{1}$	1 to 25 MHz	Direct drive <sup>3)</sup>
0 1 0	$f_{\rm OSC} \times 1.5$	6.66 to 16.66 MHz	-
0 0 1	fosc / 2	2 to 50 MHz	CPU clock via prescaler
0 0 0	$f_{\rm OSC} \times 2.5$	4 to 10 MHz	_

<sup>1)</sup> Please note that pin P0.15 (corresponding to RP0H.7) is inverted in emulation mode, and thus also in EHM.

#### **Prescaler Operation**

When prescaler operation is configured (CLKCFG =  $001_B$ ) the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of  $f_{\text{CPU}}$  is half the frequency of  $f_{\text{OSC}}$  and the high and low time of  $f_{\text{CPU}}$  (i.e. the duration of an individual TCL) is defined by the period of the input clock  $f_{\text{OSC}}$ .

The timings listed in the AC Characteristics that refer to TCLs therefore can be calculated using the period of  $f_{\rm OSC}$  for any TCL.

### **Phase Locked Loop**

When PLL operation is configured (via CLKCFG) the on-chip phase locked loop is enabled and provides the CPU clock (see **Table 11**). The PLL multiplies the input frequency by the factor **F** which is selected via the combination of pins P0.15-13 (i.e.  $f_{\text{CPU}} = f_{\text{OSC}} \times \mathbf{F}$ ). With every **F**'th transition of  $f_{\text{OSC}}$  the PLL circuit synchronizes the CPU clock to the input clock. This synchronization is done smoothly, i.e. the CPU clock frequency does not change abruptly.

<sup>2)</sup> The external clock input range refers to a CPU clock range of 10 ... 25 MHz.

<sup>3)</sup> The maximum frequency depends on the duty cycle of the external clock signal.



Due to this adaptation to the input clock the frequency of  $f_{\rm CPU}$  is constantly adjusted so it is locked to  $f_{\rm OSC}$ . The slight variation causes a jitter of  $f_{\rm CPU}$  which also effects the duration of individual TCLs.

The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. The actual minimum value for TCL depends on the jitter of the PLL. As the PLL is constantly adjusting its output frequency so it corresponds to the applied input frequency (crystal or oscillator) the relative deviation for periods of more than one TCL is lower than for one single TCL (see formula and Figure 12).

For a period of  $N \times TCL$  the minimum value is computed using the corresponding deviation  $D_N$ :

$$(N \times \mathsf{TCL})_{\mathsf{min}} = N \times \mathsf{TCL}_{\mathsf{NOM}} - \mathsf{D}_N; \ \mathsf{D}_N \ [\mathsf{ns}] = \pm (13.3 + N \times 6.3) / f_{\mathsf{CPU}} \ [\mathsf{MHz}],$$
 where  $N = \mathsf{number}$  of consecutive TCLs and  $1 \le N \le 40$ .

So for a period of 3 TCLs @ 25 MHz (i.e. N=3): D<sub>3</sub> = (13.3 +  $3 \times 6.3$ )/25 = 1.288 ns, and (3TCL)<sub>min</sub> = 3TCL<sub>NOM</sub> - 1.288 ns = 58.7 ns (@  $f_{\rm CPU}$  = 25 MHz).

This is especially important for bus cycles using waitstates and e.g. for the operation of timers, serial interfaces, etc. For all slower operations and longer periods (e.g. pulse train generation or measurement, lower baudrates, etc.) the deviation caused by the PLL jitter is neglectible.

Note: For all periods longer than 40 TCL the N = 40 value can be used (see Figure 12).




Figure 12 Approximated Maximum Accumulated PLL Jitter



#### **Direct Drive**

When direct drive is configured ( $CLKCFG = 011_B$ ) the on-chip phase locked loop is disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal.

The frequency of  $f_{\rm CPU}$  directly follows the frequency of  $f_{\rm OSC}$  so the high and low time of  $f_{\rm CPU}$  (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock  $f_{\rm OSC}$ .

The timings listed below that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. This minimum value can be calculated via the following formula:

$$TCL_{min} = 1/f_{OSC} \times DC_{min}$$
 (DC = duty cycle)

For two consecutive TCLs the deviation caused by the duty cycle of  $f_{\rm OSC}$  is compensated so the duration of 2TCL is always  $1/f_{\rm OSC}$ . The minimum value TCL<sub>min</sub> therefore has to be used only once for timings that require an odd number of TCLs (1, 3, ...). Timings that require an even number of TCLs (2, 4, ...) may use the formula 2TCL =  $1/f_{\rm OSC}$ .



# AC Characteristics External Clock Drive XTAL1

(Operating Conditions apply)

Table 12 External Clock Drive Characteristics

Parameter	Symbol		Symbol Direct Drive 1:1		Prescaler 2:1		PLL 1:N		Unit
			min.	max.	min.	max.	min.	max.	
Oscillator period	tosc	SR	40	_	20	_	60 <sup>1)</sup>	500 <sup>1)</sup>	ns
High time <sup>2)</sup>	$t_1$	SR	20 <sup>3)</sup>	_	6	_	10	_	ns
Low time <sup>2)</sup>	$t_2$	SR	20 <sup>3)</sup>	_	6	_	10	_	ns
Rise time <sup>2)</sup>	$t_3$	SR	_	8	_	5	_	10	ns
Fall time <sup>2)</sup>	$t_4$	SR	_	8	_	5	_	10	ns

<sup>1)</sup> The minimum and maximum oscillator periods for PLL operation depend on the selected CPU clock generation mode. Please see respective table above.

The minimum high and low time refers to a duty cycle of 50%. The maximum operating frequency ( $f_{CPU}$ ) in direct drive mode depends on the duty cycle of the clock input signal.




Figure 13 External Clock Drive XTAL1

Note: If the on-chip oscillator is used together with a crystal, the oscillator frequency is limited to a range of 4 MHz to 16 MHz.

It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation. Please refer to the limits specified by the crystal supplier.

When driven by an external clock signal it will accept the specified frequency range. Operation at lower input frequencies is possible but is guaranteed by design only (not 100% tested).

<sup>&</sup>lt;sup>2)</sup> The clock input signal must reach the defined levels  $V_{\rm IL2}$  and  $V_{\rm IH2}$ .



#### A/D Converter Characteristics

(Operating Conditions apply)

Table 13 A/D Converter Characteristics

Parameter	Symbol		Limit \	/alues	Unit	Test
			min.	max.		Conditions
Analog reference supply	V <sub>AREF</sub> S	ŝR	4.0	V <sub>DD</sub> + 0.1	V	1)
Analog reference ground	$V_{AGND}S$	SR	V <sub>SS</sub> - 0.1	$V_{SS}$ + 0.2	V	_
Analog input voltage range	V <sub>AIN</sub> S	SR	$V_{AGND}$	$V_{AREF}$	V	2)
Basic clock frequency	$f_{BC}$		0.5	6.25	MHz	3)
Conversion time	t <sub>C</sub> C	CC	_	40 t <sub>BC</sub> +	-	4)
				$t_{\rm S}$ + $2t_{\rm CPU}$		$t_{\text{CPU}} = 1 / f_{\text{CPU}}$
Calibration time after reset	t <sub>CAL</sub> C	Ö		3328 t <sub>BC</sub>	-	5)
Total unadjusted error	TUE C	Ö	_	±2	LSB	1)
Internal resistance of	R <sub>AREF</sub> S	SR	_	t <sub>BC</sub> / 60	kΩ	$t_{\rm BC}$ in [ns] <sup>6)7)</sup>
reference voltage source				- 0.25		
Internal resistance of analog	R <sub>ASRC</sub> S	ŝR	_	t <sub>S</sub> / 450	$k\Omega$	$t_{\rm S}$ in [ns] <sup>7)8)</sup>
source				- 0.25		
ADC input capacitance	$C_{AIN}$ C	CC	1	33	рF	7)

TUE is tested at  $V_{\text{AREF}} = 5.0 \text{ V}$ ,  $V_{\text{AGND}} = 0 \text{ V}$ ,  $V_{\text{DD}} = 4.9 \text{ V}$ . It is guaranteed by design for all other voltages within the defined voltage range.

If the analog reference supply voltage exceeds the power supply voltage by up to 0.2 V

(i.e.  $V_{AREF} = V_{DD} = +0.2 \text{ V}$ ) the maximum TUE is increased to  $\pm 3$  LSB. This range is not 100% tested.

The specified TUE is guaranteed only if the absolute sum of input overload currents on Port 5 pins (see  $I_{OV}$  specification) does not exceed 10 mA.

During the reset calibration sequence the maximum TUE may be  $\pm 4$  LSB.

- $^{2)}$   $V_{\rm AIN}$  may exceed  $V_{\rm AGND}$  or  $V_{\rm AREF}$  up to the absolute maximum ratings. However, the conversion result in these cases will be X000<sub>H</sub> or X3FF<sub>H</sub>, respectively.
- The limit values for  $f_{BC}$  must not be exceeded when selecting the CPU frequency and the ADCTC setting.
- This parameter includes the sample time  $t_{\rm S}$ , the time for determining the digital result and the time to load the result register with the conversion result.
  - Values for the basic clock  $t_{BC}$  depend on programming and can be taken from Table 14.
  - This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.
- <sup>5)</sup> During the reset calibration conversions can be executed (with the current accuracy). The time required for these conversions is added to the total reset calibration time.
- Ouring the conversion the ADC's capacitance must be repeatedly charged or discharged. The internal resistance of the reference voltage source must allow the capacitance to reach its respective voltage level within each conversion step. The maximum internal resistance results from the programmed conversion timing.
- 7) Not 100% tested, guaranteed by design and characterization.



During the sample time the input capacitance  $C_{\mathsf{AIN}}$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_{\mathsf{S}}$ . After the end of the sample time  $t_{\mathsf{S}}$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample time  $t_{\mathsf{S}}$  depend on programming and can be taken from Table 14.

Sample time and conversion time of the C164Cl's A/D Converter are programmable. **Table 14** should be used to calculate the above timings.

The limit values for  $f_{BC}$  must not be exceeded when selecting ADCTC.

Table 14 A/D Converter Computation Table

ADCON.15I14 (ADCTC)	A/D Converter Basic Clock $f_{\mathrm{BC}}$	ADCON.13l12 (ADSTC)	Sample time $t_{\mathbb{S}}$
00	f <sub>CPU</sub> / 4	00	$t_{\rm BC} \times 8$
01	f <sub>CPU</sub> / 2	01	$t_{\rm BC} \times 16$
10	f <sub>CPU</sub> / 16	10	$t_{\rm BC} \times 32$
11	f <sub>CPU</sub> / 8	11	$t_{\rm BC} \times 64$

#### **Converter Timing Example:**

Assumptions:  $f_{CPU} = 25 \text{ MHz}$  (i.e.  $t_{CPU} = 40 \text{ ns}$ ), ADCTC = '00', ADSTC = '00'.

Basic clock  $f_{BC} = f_{CPU}/4 = 6.25$  MHz, i.e.  $t_{BC} = 160$  ns.

Sample time  $t_S = t_{BC} \times 8 = 1280 \text{ ns.}$ 

Conversion time  $t_{\text{C}} = t_{\text{S}} + 40 t_{\text{BC}} + 2 t_{\text{CPU}} = (1280 + 6400 + 80) \text{ ns} = 7.8 \,\mu\text{s}.$ 



## **Testing Waveforms**




Figure 14 Input Output Waveforms




Figure 15 Float Waveforms



## **Memory Cycle Variables**

The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. The following table describes, how these variables are to be computed.

**Table 15** Memory Cycle Variables

Description	Symbol	Values
ALE Extension	$t_{A}$	TCL × <alectl></alectl>
Memory Cycle Time Waitstates	$t_{C}$	2TCL × (15 - <mctc>)</mctc>
Memory Tristate Time	$t_{F}$	2TCL × (1 - <mttc>)</mttc>

Note: Please respect the maximum operating frequency of the respective derivative.

#### **AC Characteristics**

#### **Multiplexed Bus**

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Syr	nbol		PU Clock MHz		CPU Clock 1 to 25 MHz	Unit
			min.	max.	min.	max.	
ALE high time	<i>t</i> <sub>5</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	_	TCL - 16 + t <sub>A</sub>	_	ns
Address hold after ALE	<i>t</i> <sub>7</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (with RW-delay)	<i>t</i> <sub>8</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	<i>t</i> 9	CC	-10 + t <sub>A</sub>	_	$-10 + t_{A}$	_	ns
Address float after RD, WR (with RW-delay)	<i>t</i> <sub>10</sub>	CC	_	6	_	6	ns
Address float after RD, WR (no RW-delay)	t <sub>11</sub>	CC	_	26	_	TCL + 6	ns
RD, WR low time (with RW-delay)	<i>t</i> <sub>12</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns



## Multiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Syr	nbol		PU Clock MHz		CPU Clock 1 to 25 MHz	Unit
			min.	max.	min.	max.	
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	ns
RD to valid data in (no RW-delay)	<i>t</i> <sub>15</sub>	SR	_	40 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	_	40 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns
Address to valid data in	t <sub>17</sub>	SR	_	50 + 2 <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	_	0	_	ns
Data float after RD	t <sub>19</sub>	SR	_	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	ns
Data valid to WR	t <sub>22</sub>	CC	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>23</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
$\frac{\overline{ALE \text{ rising edge after } \overline{RD},}}{\overline{WR}}$	t <sub>25</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
Address hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}$	t <sub>27</sub>	CC	26 + t <sub>F</sub>	_	2TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to $\overline{\text{CS}^{1)}}$	t <sub>38</sub>	CC	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In <sup>1)</sup>	t <sub>39</sub>	SR	_	40 + t <sub>C</sub> + 2t <sub>A</sub>	_	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns
$\overline{\text{CS}}$ hold after $\overline{\text{RD}}$ , $\overline{\text{WR}}^{1)}$	t <sub>40</sub>	CC	46 + t <sub>F</sub>	_	3TCL - 14 + t <sub>F</sub>	_	ns
ALE fall. edge to RdCS, WrCS (with RW delay)	t <sub>42</sub>	CC	16 + t <sub>A</sub>	_	TCL - 4 + t <sub>A</sub>	_	ns



## Multiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 6 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (120 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol	ool Max. CPU CI = 25 MHz			CPU Clock 1 to 25 MHz	Unit
		min.	max.	min.	max.	
ALE fall. edge to RdCS, WrCS (no RW delay)	<i>t</i> <sub>43</sub> CC	$-4 + t_A$	_	-4 + <i>t</i> <sub>A</sub>	_	ns
Address float after RdCS, WrCS (with RW delay)	t <sub>44</sub> CC	_	0	_	0	ns
Address float after RdCS, WrCS (no RW delay)	<i>t</i> <sub>45</sub> CC	_	20	_	TCL	ns
RdCS to Valid Data In (with RW delay)	<i>t</i> <sub>46</sub> SR	_	16 + t <sub>C</sub>	_	2TCL - 24 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW delay)	<i>t</i> <sub>47</sub> SR	_	36 + t <sub>C</sub>	_	3TCL - 24 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW delay)	t <sub>48</sub> CC	30 + t <sub>C</sub>	-	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW delay)	t <sub>49</sub> CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub> CC	26 + t <sub>C</sub>	-	2TCL - 14 + t <sub>C</sub>	_	ns
Data hold after RdCS	<i>t</i> <sub>51</sub> SR	0	_	0	_	ns
Data float after RdCS	<i>t</i> <sub>52</sub> SR	_	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	ns
Address hold after RdCS, WrCS	<i>t</i> <sub>54</sub> CC	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns
Data hold after WrCS	t <sub>56</sub> CC	20 + t <sub>F</sub>	_	2TCL - 20 + t <sub>F</sub>	_	ns

<sup>1)</sup> These parameters refer to the latched chip select signals (\overline{CSxL}). The early chip select signals (\overline{CSxE}) are specified together with the address and signal \overline{BHE} (see figures below).






Figure 16 External Memory Cycle:
Multiplexed Bus, With Read/Write Delay, Normal ALE






Figure 17 External Memory Cycle:
Multiplexed Bus, With Read/Write Delay, Extended ALE






Figure 18 External Memory Cycle:
Multiplexed Bus, No Read/Write Delay, Normal ALE






Figure 19 External Memory Cycle:
Multiplexed Bus, No Read/Write Delay, Extended ALE



#### **AC Characteristics**

## **Demultiplexed Bus**

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbo			PU Clock MHz		Variable CPU Clock 1 / 2TCL = 1 to 25 MHz		
			min.	max.	min.	max.		
ALE high time	<i>t</i> <sub>5</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns	
Address setup to ALE	<i>t</i> <sub>6</sub>	CC	$4 + t_A$	_	TCL - 16 + t <sub>A</sub>	_	ns	
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (with RW-delay)	<i>t</i> <sub>8</sub>	CC	10 + t <sub>A</sub>	_	TCL - 10 + t <sub>A</sub>	_	ns	
ALE falling edge to $\overline{\text{RD}}$ , $\overline{\text{WR}}$ (no RW-delay)	<i>t</i> <sub>9</sub>	CC	-10 + t <sub>A</sub>	_	-10 + <i>t</i> <sub>A</sub>	_	ns	
RD, WR low time (with RW-delay)	t <sub>12</sub>	CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns	
RD, WR low time (no RW-delay)	<i>t</i> <sub>13</sub>	CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns	
RD to valid data in (with RW-delay)	t <sub>14</sub>	SR	_	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	ns	
RD to valid data in (no RW-delay)	t <sub>15</sub>	SR	_	40 + t <sub>C</sub>	_	3TCL - 20 + t <sub>C</sub>	ns	
ALE low to valid data in	<i>t</i> <sub>16</sub>	SR	_	40 + t <sub>A</sub> + t <sub>C</sub>	_	3TCL - 20 + t <sub>A</sub> + t <sub>C</sub>	ns	
Address to valid data in	t <sub>17</sub>	SR	_	50 + 2 <i>t</i> <sub>A</sub> + <i>t</i> <sub>C</sub>	_	4TCL - 30 + 2t <sub>A</sub> + t <sub>C</sub>	ns	
Data hold after RD rising edge	<i>t</i> <sub>18</sub>	SR	0	_	0	_	ns	
Data float after RD rising edge (with RW-delay <sup>1)</sup> )	t <sub>20</sub>	SR	_	$26 + 2t_A + t_F^{1)}$	_	2TCL - 14 + 22t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns	
Data float after RD rising edge (no RW-delay <sup>1)</sup> )	t <sub>21</sub>	SR	_	$10 + 2t_A + t_F^{(1)}$	_	TCL - 10 + 22t <sub>A</sub> + t <sub>F</sub> <sup>1)</sup>	ns	



## Demultiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol		PU Clock 5 MHz	Variable (	Unit	
		min.	max.	min.	max.	
Data valid to WR	t <sub>22</sub> CC	20 + t <sub>C</sub>	_	2TCL - 20 + t <sub>C</sub>	_	ns
Data hold after WR	t <sub>24</sub> CC	10 + t <sub>F</sub>	_	TCL - 10 + t <sub>F</sub>	_	ns
ALE rising edge after $\overline{\text{RD}}$ , $\overline{\text{WR}}$	t <sub>26</sub> CC	-10 + t <sub>F</sub>	_	-10 + t <sub>F</sub>	_	ns
Address hold after $\overline{WR}^{2)}$	t <sub>28</sub> CC	0 + t <sub>F</sub>	_	0 + t <sub>F</sub>	_	ns
ALE falling edge to $\overline{CS}^{3)}$	t <sub>38</sub> CC	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	-4 - t <sub>A</sub>	10 - t <sub>A</sub>	ns
CS low to Valid Data In <sup>3)</sup>	<i>t</i> <sub>39</sub> SR	_	$40 + t_{\rm C} + 2t_{\rm A}$	_	3TCL - 20 + t <sub>C</sub> + 2t <sub>A</sub>	ns
CS hold after RD, WR <sup>3)</sup>	t <sub>41</sub> CC	6 + t <sub>F</sub>	_	TCL - 14 + t <sub>F</sub>	_	ns
ALE falling edge to RdCS, WrCS (with RW-delay)	t <sub>42</sub> CC	16 + t <sub>A</sub>	_	TCL - 4 + t <sub>A</sub>	_	ns
ALE falling edge to RdCS, WrCS (no RW-delay)	t <sub>43</sub> CC	$-4 + t_A$	_	-4 + t <sub>A</sub>	_	ns
RdCS to Valid Data In (with RW-delay)	t <sub>46</sub> SR	_	16 + t <sub>C</sub>	_	2TCL - 24 + t <sub>C</sub>	ns
RdCS to Valid Data In (no RW-delay)	<i>t</i> <sub>47</sub> SR	_	36 + t <sub>C</sub>	_	3TCL - 24 + t <sub>C</sub>	ns
RdCS, WrCS Low Time (with RW-delay)	t <sub>48</sub> CC	30 + t <sub>C</sub>	_	2TCL - 10 + t <sub>C</sub>	_	ns
RdCS, WrCS Low Time (no RW-delay)	t <sub>49</sub> CC	50 + t <sub>C</sub>	_	3TCL - 10 + t <sub>C</sub>	_	ns
Data valid to WrCS	t <sub>50</sub> CC	26 + t <sub>C</sub>	_	2TCL - 14 + t <sub>C</sub>	_	ns
Data hold after RdCS	<i>t</i> <sub>51</sub> SR	0	_	0	_	ns
Data float after RdCS (with RW-delay)1)	<i>t</i> <sub>53</sub> SR	_	20 + t <sub>F</sub>	_	$2TCL - 20 + 2t_A + t_F^{1)}$	ns



## Demultiplexed Bus (cont'd)

(Operating Conditions apply)

ALE cycle time = 4 TCL +  $2t_A$  +  $t_C$  +  $t_F$  (80 ns at 25 MHz CPU clock without waitstates)

Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable ( 1 / 2TCL =	Unit	
		min.	max.	min.	max.	
Data float after RdCS (no RW-delay)1)	<i>t</i> <sub>68</sub> SR	_	0 + t <sub>F</sub>	_	$TCL - 20 + 2t_A + t_F^{1)}$	ns
Address hold after RdCS, WrCS	<i>t</i> <sub>55</sub> CC	-6 + t <sub>F</sub>	_	-6 + t <sub>F</sub>	_	ns
Data hold after WrCS	<i>t</i> <sub>57</sub> CC	6 + t <sub>F</sub>	_	TCL - 14 + t <sub>F</sub>	_	ns

<sup>&</sup>lt;sup>1)</sup> RW-delay and  $t_A$  refer to the next following bus cycle (including an access to an on-chip X-Peripheral).

Place 2) Read data are latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address changes before the end of RD have no impact on read cycles.

<sup>3)</sup> These parameters refer to the latched chip select signals ( $\overline{CSxL}$ ). The early chip select signals ( $\overline{CSxE}$ ) are specified together with the address and signal  $\overline{BHE}$  (see figures below).






Figure 20 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Normal ALE






Figure 21 External Memory Cycle:
Demultiplexed Bus, With Read/Write Delay, Extended ALE






Figure 22 External Memory Cycle:
Demultiplexed Bus, No Read/Write Delay, Normal ALE






Figure 23 External Memory Cycle:
Demultiplexed Bus, No Read/Write Delay, Extended ALE



#### **AC Characteristics**

#### **CLKOUT**

(Operating Conditions apply)

Parameter	Symbol	Max. CPU Clock = 25 MHz		Variable ( 1 / 2TCL =	Unit	
		min.	max.	min.	max.	
CLKOUT cycle time	t <sub>29</sub> CC	40	40	2TCL	2TCL	ns
CLKOUT high time	t <sub>30</sub> CC	14	_	TCL - 6	_	ns
CLKOUT low time	t <sub>31</sub> CC	10	_	TCL - 10	_	ns
CLKOUT rise time	t <sub>32</sub> CC	_	4	_	4	ns
CLKOUT fall time	t <sub>33</sub> CC	_	4	_	4	ns
CLKOUT rising edge to ALE falling edge	t <sub>34</sub> CC	0 + t <sub>A</sub>	10 + t <sub>A</sub>	0 + t <sub>A</sub>	10 + t <sub>A</sub>	ns




Figure 24 CLKOUT Timing

#### **Notes**

- 1) Cycle as programmed, including MCTC waitstates (Example shows 0 MCTC WS).
- 2) The leading edge of the respective command depends on RW-delay.
- Multiplexed bus modes have a MUX waitstate added after a bus cycle, and an additional MTTC waitstate may be inserted here.
  - For a multiplexed bus with MTTC waitstate this delay is 2 CLKOUT cycles, for a demultiplexed bus without MTTC waitstate this delay is zero.
- 4) The next external bus cycle may start here.



#### **External XRAM Access**

If XPER-Share mode is enabled the on-chip XRAM of the C164Cl can be accessed (during hold states) by an external master like an asynchronous SRAM.

 Table 16
 XRAM Access Timing (Operating Conditions apply)

Parameter		Symbol		Limit Values		Unit
				min.	max.	
Address setup time before RD/WR falling edge		t <sub>40</sub>	SR	4	_	ns
Address hold time after RD/WR rising edge		t <sub>41</sub>	SR	0	_	ns
Data turn on delay after RD falling edge	р	t <sub>42</sub>	CC	2	_	ns
Data output valid delay after address latched	Read	t <sub>43</sub>	CC	_	37	ns
Data turn off delay after RD rising edge	ш	t <sub>44</sub>	CC	0	10	ns
Write data setup time before WR rising edge		t <sub>45</sub>	SR	10	_	ns
Write data hold time after WR rising edge	ite	t <sub>46</sub>	SR	1	_	ns
WR pulse width	Write	t <sub>47</sub>	SR	18	_	ns
WR signal recovery time		t <sub>48</sub>	SR	t <sub>40</sub>	_	ns





Figure 25 External Access to the XRAM



## **Package Outlines**



### **Sorts of Packing**

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

## Infineon goes for Business Excellence

"Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction."

Dr. Ulrich Schumacher

http://www.infineon.com

Published by Infineon Technologies AG