### **SELECTION GUIDE**

The output voltage, the UVLO circuit, the auto-discharge function<sup>(1)</sup>, the package, and the taping type for the device are user-selectable options.


#### **Selection Guide**

Product Name	Package	Quantity per Reel	Pb Free	Halogen Free
RP105Kxx1*-TR	DFN(PLP)1212-6	5,000 pcs	Yes	Yes
RP105Qxx2*-TR-FE <sup>(2)</sup>	SC-88A	3,000 pcs	Yes	Yes
RP105Nxx1*-TR-FE	SOT-23-5	3,000 pcs	Yes	Yes
RP105Lxx1*-TR	DFN1212-5	5,000 pcs	Yes	Yes

xx : The set output voltage ( $V_{SET}$ ) can be designated within the range of 0.6 V (06) to 1.5 V (15) in 0.1 V step.

If the set output voltage (V<sub>SET</sub>) is designated in 0.01 V step, indicate the product name as follows. 1.05 V: RP105x10x\*5-TR

- \* : CE pin polarity and auto-discharge function of the product can be defined as follows.
  - (B) "H" active, auto-discharge function is not included, UVLO is included
  - (D) "H" active, auto-discharge function is included, UVLO is included
  - (E) "H" active, auto-discharge function is not included, UVLO is not included
  - (F) "H" active, auto-discharge function is included, UVLO is not included



### **BLOCK DIAGRAMS**

RP105xxxxB/E Block Diagram

RP105xxxxD/F Block Diagram

2

 <sup>&</sup>lt;sup>(1)</sup> Auto-discharge function quickly lowers the output voltage to 0 V, when the chip enable signal is switched from the active mode to the standby mode, by releasing the electrical charge accumulated in the external capacitor.
<sup>(2)</sup> RP105Qxx2\*-TR-FE supports only RP105Qxx2B/D.

4

3

(mark side)

2

SC-88A

Pin Configuration

5

1

No. EA-179-180419

5

1

(mark side)


2


SOT-23-5

**Pin Configuration** 


3

### **PIN DESCRIPTIONS**





DFN(PLP)1212-6 Pin Configuration



#### **DFN1212-5 Pin Configuration**

#### DFN(PLP)1212-6 Pin Description

Pin No	Symbol	Pin Description
1	VBIAS	Input Pin 1
2	GND	Ground Pin
3	CE	Chip Enable Pin ("H" Active)
4	VIN	Input Pin 2
5	NC	No Connection
6	V <sub>OUT</sub>	Output Pin

#### SC-88A Pin Description

Pin No	Symbol	Pin Description
1	VBIAS	Input Pin 1
2	GND	Ground Pin
3	Vout	Output Pin
4	VIN	Input Pin 2
5	CE	Chip Enable Pin ("H" Active)

### SOT-23-5 Pin Description

Pin No	Symbol	Pin Description
1	V <sub>IN</sub>	Input Pin 2
2	GND	Ground Pin
3	CE	Chip Enable Pin ("H" Active)
4	VBIAS	Input Pin 1
5	Vout	Output Pin

### DFN1212-5 Pin Description

Pin No	Symbol	Pin Description
1	Vout	Output Pin
2	V <sub>BIAS</sub>	Input Pin 1
3	CE	Chip Enable Pin ("H" Active)
4	VIN	Input Pin 2
5	GND	Ground Pin

4

### **ABSOLUTE MAXIMUM RATINGS**

#### Aboslute Maximum Ratings

Symbol		Item		Rating	Unit
VBIAS	Input Voltage			6.0	V
VIN	Input Voltage	(for Driver)		-0.3 to V <sub>BIAS</sub> + 0.3	V
VCE	Input Voltage	(CE Pin)		6.0	V
Vout	Output Voltage	Э		-0.3 to V <sub>IN</sub> + 0.3	V
Іоит	Output Curren	t		500	mA
		DFN(PLP)1212-6	JEDEC STD. 51-7 Test Land Pattern	450	
	Power	SC-88A	Standard Test Land Pattern	380	
PD	Dissipation <sup>(1)</sup>	SOT-23-5	JEDEC STD. 51-7 Test Land Pattern	660	mW
		DFN1212-5	JEDEC STD. 51-7 Test Land Pattern	560	
Tj	Junction Temp	berature Range		-40 to 125	°C
Tstg	Storage Temp	erature Range		-55 to 125	°C

#### **ABSOLUTE MAXIMUM RATINGS**

Electronic and mechanical stress momentarily exceeded absolute maximum ratings may cause the permanent damages and may degrade the life time and safety for both device and system using the device in the field. The functional operation at or over these absolute maximum ratings is not assured.

### **RECOMMENDED OPERATING CONDITIONS**

#### **Recommended Operating Conditions**

Symbol	Item	Rating	Unit
VBIAS		2.4 to 5.25	V
		0.9 to V <sub>BIAS</sub>	V
VIN	Input Voltage Range	V <sub>SET</sub> + 0.1 to V <sub>BIAS</sub>	
		(RP105xxxxB/D and when V <sub>SET</sub> ≥ 0.8 V)	V
Та	Operating Temperature Range	-40 to 85	°C

#### **RECOMMENDED OPERATING CONDITIONS**

All of electronic equipment should be designed that the mounted semiconductor devices operate within the recommended operating conditions. The semiconductor devices cannot operate normally over the recommended operating conditions, even if when they are used over such conditions by momentary electronic noise or surge. And the semiconductor devices may receive serious damage when they continue to operate over the recommended operating conditions.

<sup>(1)</sup> Refer to *POWER DISSIPATION* for detailed information.

### **ELECTRICAL CHARACTERISTICS**

 $V_{BIAS} = V_{CE} = 3.6 \text{ V}, V_{IN} = \text{Set } V_{OUT} + 0.5 \text{ V}, I_{OUT} = 1 \text{ mA}, C_{BIAS} = C_{IN} = 1.0 \mu\text{F}, C_{OUT} = 2.2 \mu\text{F}, unless otherwise noted.$ The specifications surrounded by are guaranteed by design engineering at  $-40^{\circ}\text{C} \le \text{Ta} \le 85^{\circ}\text{C}.$ 

RP105x						(Ta	= 25°C)
Symbol	Item	Condi	tions	Min.	Тур.	Max.	Unit
		Ta = 25°C		Set V <sub>OUT</sub> −15 mV		Set V <sub>оυт</sub> + 15 mV	V
Vout	Output Voltage	-40°C ≤ Ta ≤ 85	5°C	Set V <sub>OUT</sub> -20 mV		Set V <sub>OUT</sub> + 20 mV	v
Іоит	Output Current			400			mA
ΔVουτ	Load Regulation (K, Q, N package)	$1 \text{ mA} \le I_{OUT} \le 40$	00 mA		30	50	mV
/∆l <sub>out</sub>	Load Regulation (L package)	$1 \text{ mA} \leq I_{OUT} \leq 40$	00 mA		15	35	mV
VDIF	Dropout Voltage	Refer to PRO	DUCT-SPECIF	IC ELECTRI	CAL CH	ARACTERIS	TICS
lss	Supply Current	I <sub>OUT</sub> = 0 mA			28	40	μA
Istandby	Standby Current	$V_{CE} = 0 V$			0.1	3.0	μA
$\Delta V_{OUT}$	Line Regulation	$2.4 \text{ V} \leq \text{V}_{\text{BIAS}} \leq 5$		0.02	0.1	%/V	
$/\Delta V_{IN}$		Set V <sub>OUT</sub> + 0.3 V $\leq$ V <sub>IN</sub> $\leq$ 2.4 V			0.02	0.1	707 V
RR	Ripple Rejection	l <sub>о∪т</sub> = 30 mA, f = V <sub>IN</sub> Ripple 0.2 V			80		dB
		I <sub>OUT</sub> = 30 mA, f = V <sub>BIAS</sub> Ripple 0.2			50		UD
		V <sub>OUT</sub> < 0.8 V		2.4		5.25	
VBIAS	Input Voltage <sup>(1)</sup>	V <sub>OUT</sub> ≥ 0.8 V		Set V <sub>OUT</sub> + 1.6		5.25	V
			V <sub>OUT</sub> < 0.8 V	0.9		VBIAS	
VIN	Input Voltage (for Driver) <sup>(1)</sup>	RP105xxxxB/D	V <sub>OUT</sub> ≥ 0.8 V	Set V <sub>OUT</sub> + 0.1		VBIAS	V
		RP105xxxxE/F		0.9		VBIAS	
ΔVουτ /ΔTa	Output Voltage Temperature Coefficient	-40°C ≤ Ta ≤ 85	5°C		±50		ppm /°C
lsc	Short Current Limit	V <sub>OUT</sub> = 0 V			120		mA
ICEPD	CE Pull-down Current				1.0		μA

All test items listed under Electrical Characteristics are done under the pulse load condition (Tj ≈ Ta = 25°C) except Output Noise, Ripple Rejection and Output Voltage Temperature Coefficient.

<sup>&</sup>lt;sup>(1)</sup> The maximum Input Voltage listed under Electrical Characteristics is 5.25 V. If for any reason the input voltage exceeds 5.25 V, it has to be no more than 5.5 V with 500 hours of the total operating time.

(Ta = 25°C)

# **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{\text{BIAS}} = V_{\text{CE}} = 3.6 \text{ V}, V_{\text{IN}} = \text{Set } V_{\text{OUT}} + 0.5 \text{ V}, \text{ I}_{\text{OUT}} = 1 \text{ mA}, \text{ C}_{\text{BIAS}} = \text{C}_{\text{IN}} = 1.0 \text{ }\mu\text{F}, \text{ C}_{\text{OUT}} = 2.2 \text{ }\mu\text{F}, \text{ unless otherwise noted}.$ The specifications surrounded by  $\square$  are guaranteed by design engineering at  $-40^{\circ}\text{C} \le \text{Ta} \le 85^{\circ}\text{C}.$ 

#### RP105x

Symbol	ltem	Conditions	Min.	Тур.	Max.	Unit
VCEH	CE Input Voltage "H"		0.8			V
V <sub>CEL</sub>	CE Input Voltage "L"				0.3	V
VIN UVLO	V <sub>IN</sub> Under Voltage Lock Out (only RP105xxxxB/D)	Ιουτ = 1.0 μΑ		Set V <sub>OUT</sub> + 50 mV	Set V <sub>оυт</sub> + 100 mV	V
tdelay	Detector Delay Time (only RP105xxxxB/D)			100		μs
en	Output Noise	BM = 10 Hz to 100 kHz I <sub>OUT</sub> = 30 mA, Set V <sub>OUT</sub> = 0.6 V		70		μVrms
RLOW	Nch On Resistance For auto-discharge (only RP105xxxxD/F)	V <sub>BIAS</sub> = 3.6 V, V <sub>CE</sub> = "L"		50		Ω

All test items listed under Electrical Characteristics are done under the pulse load condition (Tj ≈ Ta = 25°C) except Output Noise, Ripple Rejection and Output Voltage Temperature Coefficient.



#### PRODUCT-SPECIFIC ELECTRICAL CHARACTERISTICS

#### DFN(PLP)1212-6, SC-88A, SOT-23-5

The specifications surrounded by  $\square$  are guaranteed by design engineering at  $-40^{\circ}C \le Ta \le 85^{\circ}C$ 

#### **Dropout Voltage**

Set Veue (V)			V <sub>DIF</sub> (I <sub>OUT</sub> = )	300 mA) (V)	V <sub>DIF</sub> (I <sub>OUT</sub> = 400 mA) (V)		
Set Vout (V)	VBIAS (V)	V <sub>GS</sub> (V)	Тур.	Max.	Тур.	Max.	
0.6	3.6	3.0	0.115	0.180	0.180	0.320	
0.7	3.6	2.9	0.120	0.190	0.180	0.320	
0.8	3.6	2.8	0.120	0.190	0.180	0.300	
0.9	3.6	2.7	0.120	0.190	0.180	0.300	
1.0	3.6	2.6	0.120	0.190	0.180	0.280	
1.1	3.6	2.5	0.120	0.190	0.180	0.280	
1.2	3.6	2.4	0.130	0.200	0.180	0.280	
1.3	3.6	2.3	0.130	0.200	0.180	0.260	
1.4	3.6	2.2	0.130	0.200	0.180	0.260	
1.5	3.6	2.1	0.130	0.200	0.180	0.260	

#### Dropout Voltage (V<sub>GS</sub> (V), V<sub>DIF</sub> (V), I<sub>OUT</sub> = 200 mA)

(Ta = 25°C)

	V <sub>BIAS</sub> = 2.5 V		V <sub>BIAS</sub> = 3.0 V		V <sub>BIAS</sub> :	= 3.3 V	V <sub>BIAS</sub> =	V <sub>BIAS</sub> = 3.6 V		= 4.2 V	V <sub>BIAS</sub> = 5.0 V	
Set Vout (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)
0.6	1.9	-	2.4	-	2.7	-	3.0	-	3.6	-	4.4	-
0.7	1.8	-	2.3	-	2.6	-	2.9	-	3.5	-	4.3	-
0.8	1.7	0.098	2.2	0.093	2.5	0.093	2.8	0.092	3.4	0.092	4.2	0.092
0.9	1.6	0.098	2.1	0.094	2.4	0.093	2.7	0.092	3.3	0.092	4.1	0.092
1.0			2.0	0.094	2.3	0.093	2.6	0.092	3.2	0.092	4.0	0.092
1.1			1.9	0.096	2.2	0.094	2.5	0.094	3.1	0.093	3.9	0.093
1.2			1.8	0.098	2.1	0.096	2.4	0.095	3.0	0.095	3.8	0.094
1.3			1.7	0.098	2.0	0.096	2.3	0.095	2.9	0.095	3.7	0.095
1.4			1.6	0.098	1.9	0.096	2.2	0.095	2.8	0.095	3.6	0.095
1.5	$\square$				1.8	0.096	2.1	0.095	2.7	0.095	3.5	0.095

All of units are tested and specified under load conditions such that  $Tj \approx Ta = 25^{\circ}C$  except for Output Noise, Ripple <u>Rejection</u> and Output Voltage Temperature Coefficient items.

**RICOH** 

 $\bigvee$  V<sub>BIAS</sub> pin voltage must be equal or more than Set V<sub>OUT</sub> + 1.6 V.

8

#### DFN1212-5

The specifications surrounded by  $\square$  are guaranteed by design engineering at  $-40^{\circ}C \le Ta \le 85^{\circ}C$ 

#### **Dropout Voltage**

			VDIF (IOUT =	300 mA) (V)	VDIF (IOUT = 400 mA) (V)		
Set Vout (V)	VBIAS (V)	V <sub>GS</sub> (V)	Тур.	Max.	Тур.	Max.	
0.6	3.6	3.0	-	-	-	-	
0.7	3.6	2.9	-	-	-	-	
0.8	3.6	2.8	0.077	0.130	0.105	0.170	
0.9	3.6	2.7	0.077	0.130	0.105	0.170	
0.95	3.6	2.65	0.077	0.130	0.105	0.170	
1.0	3.6	2.6	0.077	0.130	0.105	0.170	
1.05	3.6	2.55	0.077	0.130	0.105	0.170	
1.1	3.6	2.5	0.077	0.130	0.105	0.170	
1.2	3.6	2.4	0.077	0.130	0.105	0.170	
1.3	3.6	2.3	0.077	0.130	0.105	0.170	
1.4	3.6	2.2	0.077	0.130	0.105	0.170	
1.5	3.6	2.1	0.077	0.130	0.105	0.170	

#### Dropout Voltage (V<sub>GS</sub> (V), V<sub>DIF</sub> (V), I<sub>OUT</sub> = 200 mA)

(Ta = 25°C)


	V <sub>BIAS</sub> = 2.5 V		V <sub>BIAS</sub> = 3.0 V		V <sub>BIAS</sub> = 3.3 V		V <sub>BIAS</sub> = 3.6 V		<b>V</b> <sub>BIAS</sub> = 4.2 V		V <sub>BIAS</sub> = 5.0 V	
Set Vout (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)	V <sub>GS</sub> (V)	V <sub>DIF</sub> (V)						
0.6	1.9	-	2.4	-	2.7	-	3.0	-	3.6	-	4.4	-
0.7	1.8	-	2.3	-	2.6	-	2.9	-	3.5	-	4.3	-
0.8	1.7	-	2.2	-	2.5	-	2.8	-	3.4	-	4.2	-
0.9	1.6	0.059	2.1	0.054	2.4	0.053	2.7	0.051	3.3	0.050	4.1	0.048
0.95			2.05	0.054	2.35	0.053	2.65	0.051	3.25	0.050	4.05	0.048
1.0			2.0	0.054	2.3	0.053	2.6	0.051	3.2	0.050	4.0	0.048
1.05			1.95	0.054	2.25	0.053	2.55	0.051	3.15	0.050	3.95	0.048
1.1			1.9	0.054	2.2	0.053	2.5	0.051	3.1	0.050	3.9	0.048
1.2			1.8	0.054	2.1	0.053	2.4	0.051	3.0	0.050	3.8	0.048
1.3			1.7	0.054	2.0	0.053	2.3	0.051	2.9	0.050	3.7	0.048
1.4			1.6	0.054	1.9	0.053	2.2	0.051	2.8	0.050	3.6	0.048
1.5					1.8	0.053	2.1	0.051	2.7	0.050	3.5	0.048

All of units are tested and specified under load conditions such that  $Tj \approx Ta = 25^{\circ}C$  except for Output Noise, Ripple <u>Rejection</u> and Output Voltage Temperature Coefficient items.

VBIAS pin voltage must be equal or more than Set VOUT + 1.6 V.

### **APPLICATION INFORMATION**

#### **TYPICAL APPLICATION**



#### **External Components**

Symbol	Descriptions		
Соит	2.2 μF, Ceramic Capacitor, GRM155B30J225ME15, MURATA		
CBIAS, CIN	1.0 μF, Ceramic Capacitor, GRM155B31A105KE15, MURATA		

### **TECHNICAL NOTES**

#### UVLO (Undervoltage Lockout)

In RP105xxxxB/D, UVLO detects and turns off the output when the input voltage V<sub>IN</sub> drops lower than or equal to  $V_{SET}$  + 50 mV (Typ.) while CE = "H". Since RP105xxxxE/F does not have UVLO, it continues to output even if V<sub>IN</sub> drops to V<sub>SET</sub> + 50 mV (Typ.) or lower.

When V<sub>IN</sub> drops below the set output voltage V<sub>SET</sub>, UVLO does not turn off the output in RP105xxxxE/F while CE = "H", therefore the current flows from V<sub>BIAS</sub> pin to V<sub>IN</sub> pin via the inside IC. This will not be generated in RP105xxxxB/D since UVLO turns off the output when V<sub>IN</sub> is lower than or equal to V<sub>SET</sub> + 50 mV (Typ).

#### **Phase Compensation**

In this device, phase compensation is made for securing stable operation even if the load current is varied. For this purpose, use a capacitor for  $C_{OUT}$  with the capacity of equal or more than 2.2  $\mu$ F.

If tantalum capacitors are connected as  $C_{OUT}$ , and if the equivalent series resistance (ESR) value is large, the operation might be unstable. Because of this, test the device with as same external components as ones to be used on the PCB.

#### PCB Layout


Make  $V_{BIAS}$ ,  $V_{IN}$ , and GND lines sufficient. If their impedance is high, noise pickup or unstable operation may result. Connect a capacitor with a capacitance value as much as 1.0  $\mu$ F or more between  $V_{BIAS}$  pin and GND, between  $V_{IN}$  pin and GND, and as close as possible to the pins.

Set external components, especially the output capacitor, as close as possible to the device, and make wiring as short as possible.  $V_{IN}$  source is supposed to be the output of the DC/DC converter. The value should be equal or lower than  $V_{BIAS}$  voltage.

### **TYPICAL CHARACTERISTICS**

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.

1) Output Voltage vs. Output Current (C<sub>BIAS</sub> = 1.0  $\mu$ F, C<sub>IN</sub> = C<sub>OUT</sub> = 2.2  $\mu$ F, Ta = 25°C)



12

1.6

1.4

1.2

1.0

0.8

0.6

0.4

0.2

0

0 100

Output Voltage Vour (V)

RP105x15xx

500


Output Current IOUT (mA)

700

VIN=1.76V VIN=2.0V


VIN=3.6V


300




900 1000


VBIAS=3.6V








Downloaded from Arrow.com.




14


RP105x10xB/D RP105x15xB/D VBIAS=5.25V VBIAS=2.4V 1.2 1.6 1.4 Output Voltage Vour (V) Output Voltage Vour (V) 1.0 1.2 0.8 1.0 0.6 0.8 Iout=1mA lout=1mA 0.6 0.4 - IOUT=30mA IOUT=30mA IOUT=50mA 0.4 lout=50mA 0.2 0.2 0 0 0 0.5 4.5 5.25 0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 2.4 1.5 2.5 3.5 Input Voltage VIN (V) Input Voltage VIN (V) RP105x15xB/D RP105x15xB/D VBIAS=5.25V VBIAS=3.6V 1.6 1.6 1.4 1.4 Output Voltage Vour (V) Output Voltage Vour (V) 1.2 1.2 1.0 1.0 0.8 0.8 Iout=1mA IOUT=1mA 0.6 0.6 IOUT=30mA IOUT=30mA IOUT=50mA 0.4 IOUT=50mA 0.4 0.2 0.2 0 0 0 0.5 0 0.6 1.2 1.8 2.4 3.0 3.6 1.5 2.5 3.5 4.5 5.25 Input Voltage VIN (V) Input Voltage VIN (V) RP105x06xE/F RP105x06xE/F  $V_{BIAS} = 2.4V$  $V_{BIAS} = 3.6V$ 0.7 0.7 0.6 0.6 Output Voltage V<sub>OUT</sub> [] 0.0 0.4 0.3 0.0 1.0 0.1 Output Voltage V<sub>OUT</sub> 0.0 0.0 0.0 0.0 0.1 0.1 0.1 IOUT = 1mA IOUT = 1mA IOUT = 30mA IOUT = 30mA IOUT = 50mA IOUT = 50mA 0 0 0.3 0.6 0.9 1.2 1.5 1.8 2.1 0.5 1.5 2.5 3.5 0 2.4 0 2 3 1 Input Voltage V<sub>IN</sub> [V] Input Voltage V<sub>IN</sub> [V]


#### No. EA-179-180419




16












In RP105xxxxE/F, the current flows from V<sub>BIAS</sub> pin to V<sub>IN</sub> pin via the inside IC when the input voltage V<sub>IN</sub> drops below the set output voltage V<sub>SET</sub>.




#### 4) Output Voltage vs. Temperature (C<sub>BIAS</sub> = 1.0 $\mu$ F, C<sub>IN</sub> = C<sub>OUT</sub> = 2.2 $\mu$ F, I<sub>OUT</sub> = 1 mA, V<sub>BIAS</sub> = 3.6 V)

5) Supply Current vs. Temperature ( $C_{BIAS} = C_{IN} = C_{OUT} = none$ ,  $V_{BIAS} = 3.6$  V)






6) Dropout Voltage vs. Output Current ( $C_{BIAS} = 1.0 \ \mu\text{F}, C_{IN} = C_{OUT} = 2.2 \ \mu\text{F}$ )










#### 7) Ripple Rejection vs. Input Bias Voltage (C<sub>OUT</sub> = 2.2 μF, Ripple = 0.2 Vp-p, Ta = 25°C) RP105x10xx RP105x10xx









9) Input Transient Response (Iout = 30 mA, Cout = 1.0  $\mu$ F, tr = tf = 5  $\mu$ s, Ta = 25°C)




22




10) Load Transient Response (V<sub>BIAS</sub> = 3.6 V, C<sub>BIAS</sub> = 1.0 μF, C<sub>IN</sub> = C<sub>OUT</sub> = 2.2 μF, tr = tf = 0.5 μs, Ta = 25°C)







11) Turn On Speed with CE pin (V<sub>BIAS</sub> = 3.6 V, C<sub>BIAS</sub> = 1.0 μF, C<sub>IN</sub> = C<sub>OUT</sub> = 2.2 μF, Ta = 25°C)




24









12) Turn Off Speed with CE Pin (V<sub>BIAS</sub> = 3.6 V, C<sub>BIAS</sub> = 1.0 μF, C<sub>IN</sub> = C<sub>OUT</sub> = 2.2 μF, Ta = 25°C)









13) Turn On Transient with V<sub>IN</sub> pin (V<sub>BIAS</sub> = 3.6 V, C<sub>BIAS</sub> = 1.0  $\mu$ F, C<sub>IN</sub> = none, C<sub>OUT</sub> = 2.2  $\mu$ F, Ta = 25°C) RP105x06xx RP105x06xx


28

### ESR vs. Output Current

Ceramic type output capacitor is recommended for this series; however, the other output capacitors with low ESR also can be used. The relations between  $I_{OUT}$  (Output Current) and ESR of an output capacitor are shown below. The conditions when the white noise level is under 40  $\mu$ V (Avg.) are marked as the hatched area in the graph.

#### Measurement conditions

Frequency Band: 10 Hz to 2 MHz				
Temperature	: –40°C to 85°C			
Hatched Area	: Noise level is under 40 $\mu\text{V}$ (Avg.)			
$C_{\text{BIAS}}, C_{\text{IN}}$	: 1.0 μF			
Соит	: 2.2 μF			



## **POWER DISSIPATION**

# **DFN(PLP)1212-6**

Ver. A

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

#### **Measurement Conditions**


Item	Measurement Conditions
Environment	Mounting on Board (Wind Velocity = 0 m/s)
Board Material	Glass Cloth Epoxy Plastic (Four-Layer Board)
Board Dimensions	76.2 mm × 114.3 mm × 0.8 mm
Copper Ratio	Outer Layer (First Layer): Less than 95% of 50 mm Square Inner Layers (Second and Third Layers): Approx. 100% of 50 mm Square Outer Layer (Fourth Layer): Approx. 100% of 50 mm Square
Through-holes	φ 0.2 mm × 14 pcs


#### **Measurement Result**

(Ta = 25°C, Tjmax = 125°C) Item **Measurement Result Power Dissipation** 450 mW Thermal Resistance (0ja) θja = 218°C/W Thermal Characterization Parameter (ψjt) ψjt = 105°C/W

θja: Junction-to-Ambient Thermal Resistance

wit: Junction-to-Top Thermal Characterization Parameter





Power Dissipation vs. Ambient Temperature


**Measurement Board Pattern** 

i

# PACKAGE DIMENSIONS

# DFN(PLP)1212-6

Ver. B



UNIT: mm

i

DFN(PLP)1212-6 Package Dimensions

### **POWER DISSIPATION**

### **SC-88A**

Ver. B

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following conditions are used in this measurement.

#### Measurement Conditions

ltem	Standard Test Land Pattern
Environment	Mounting on Board (Wind Velocity = 0 m/s)
Board Material	Glass Cloth Epoxy Plastic (Double-Sided Board)
Board Dimensions	40 mm × 40 mm × 1.6 mm
Copper Ratio	Top Side: Approx. 50%
	Bottom Side: Approx. 50%
Through-holes	φ 0.5 mm × 44 pcs


#### **Measurement Result**


(Ta = 25°C, Tjmax = 125°C)

Item	Standard Test Land Pattern
Power Dissipation	380 mW
Thermal Resistance ( $\theta$ ja)	θja = 263°C/W
Thermal Characterization Parameter (ψjt)	ψjt = 75°C/W

 $\boldsymbol{\theta} ja:$  Junction-to-Ambient Thermal Resistance

ψjt: Junction-to-Top Thermal Characterization Parameter






**Power Dissipation vs. Ambient Temperature** 


**Measurement Board Pattern** 

i

# SC-88A

Ver. A





UNIT: mm

i



## POWER DISSIPATION

### SOT-23-5

Ver. A

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

#### **Measurement Conditions**

ltem	Measurement Conditions
Environment	Mounting on Board (Wind Velocity = 0 m/s)
Board Material	Glass Cloth Epoxy Plastic (Four-Layer Board)
Board Dimensions	76.2 mm × 114.3 mm × 0.8 mm
Copper Ratio	Outer Layer (First Layer): Less than 95% of 50 mm Square Inner Layers (Second and Third Layers): Approx. 100% of 50 mm Square Outer Layer (Fourth Layer): Approx. 100% of 50 mm Square
Through-holes $\phi 0.3 \text{ mm} \times 7 \text{ pcs}$	


#### **Measurement Result**


(Ta = 25°C, Tjmax = 125°C)

Measurement Result
660 mW
θja = 150°C/W
ψjt = 51°C/W

θja: Junction-to-Ambient Thermal Resistance

ψjt: Junction-to-Top Thermal Characterization Parameter






Measurement Board Pattern

# SOT-23-5

Ver. A

i





## **POWER DISSIPATION**

### **DFN1212-5**

Ver. A

The power dissipation of the package is dependent on PCB material, layout, and environmental conditions. The following measurement conditions are based on JEDEC STD. 51-7.

#### **Measurement Conditions**


Item	Measurement Conditions
Environment	Mounting on Board (Wind Velocity = 0 m/s)
Board Material	Glass Cloth Epoxy Plastic (Four-Layer Board)
Board Dimensions	76.2 mm × 114.3 mm × 0.8 mm
Copper Ratio	Outer Layer (First Layer): Less than 95% of 50 mm Square Inner Layers (Second and Third Layers): Approx. 100% of 50 mm Square Outer Layer (Fourth Layer): Approx. 100% of 50 mm Square
Through-holes	φ 0.2 mm × 14 pcs


#### **Measurement Result**

(Ta = 25°C, Tjmax = 125°C) Item **Measurement Result Power Dissipation** 560 mW Thermal Resistance (0ja) θja = 178°C/W Thermal Characterization Parameter (ψjt) ψjt = 105°C/W

θja: Junction-to-Ambient Thermal Resistance

wit: Junction-to-Top Thermal Characterization Parameter





Power Dissipation vs. Ambient Temperature

**Measurement Board Pattern** 


i

# PACKAGE DIMENSIONS

# DFN1212-5

Ver. A

i



DFN1212-5 Package Dimensions (Unit: mm)