NCP623

Figure 1. NCP623 Block Diagram

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V_{in}	12	V

Power Dissipation and Thermal Resistance
  Maximum Power Dissipation
    Case 488AE (DFN6, 3x3) MN Suffix
      Thermal Resistance, Junction–to–Air
      Thermal Resistance, Junction–to–Case
    Case 846A (Micro8) DM Suffix
      Thermal Resistance, Junction–to–Air
      Thermal Resistance, Junction–to–Case
	P_D
	
	$R_{\theta JA}$
	**psi–JC* or Ψ_{JC}
	
	$R_{\theta JA}$
	$R_{\theta JC}$
		Internally Limited
		
		161
		13
		
		240
		105
			W
			
			°C/W

Operating Ambient Temperature Range	T_A	−40 to +85	°C
Maximum Junction Temperature	T_{Jmax}	150	°C
Storage Temperature Range	T_{stg}	−60 to +150	°C
ESD Protection – Human Body Model – Machine Model	V_{ESD}	2000 200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

*"C" ("case") is defined as the solder–attach interface between the center of the exposed pad on the bottom of the package, and the board to which it is attached.

** Refer to the JEDEC Specs (51–2, 51–6).

ELECTRICAL CHARACTERISTICS (For typical values $T_A = 25°C$, for min/max values $T_A = -40°C$ to $+85°C$, Max $T_J = 150°C$)

Characteristics	Symbol	Min	Typ	Max	Unit
CONTROL ELECTRICAL CHARACTERISTICS					
Input Voltage Range	$V_{ON/OFF}$	2.5	–	V_{in}	V
ON/OFF Input Current (All versions) $V_{ON/OFF}$ = 2.4 V	$I_{ON/OFF}$	–	2.5		μA
ON/OFF Input Voltages (All versions) Logic "0", i.e. OFF State Logic "1", i.e. ON State	$V_{ON/OFF}$	 – 2.2	 – –	 0.3 –	V
CURRENTS PARAMETERS					
Current Consumption in OFF State (All versions) OFF Mode Current: V_{IN} = V_{out} +1.0 V, I_{out} = 0 mA	IQ_{OFF}	–	0.1	2.0	μA
Current Consumption in ON State (All versions) ON Mode Sat Current: V_{in} = V_{out} + 1.0 V, I_{out} = 0 mA	IQ_{ON}	–	170	200	μA
Current Consumption in Saturation ON State (All versions) ON Mode Sat Current: V_{IN} = 2.5 V or V_{in} = V_{out} – 0.4 V (Whichever is Higher), I_{out} = 0 mA	IQ_{SAT}	–	900	1400	μA
Current Limit V_{in} = V_{out} + 1.0 V, (All versions) (Note 1)	I_{MAX}	175	210	–	mA
V_{in} = V_{out} + 1.0 V, T_A = 25°C, 1.0 mA < I_{out} < 150 mA 2.5 Suffix 2.8 Suffix 3.0 Suffix 3.3 Suffix 4.0 Suffix 4.5 Suffix 5.0 Suffix	V_{out}	 2.45 2.74 2.94 3.23 3.92 4.41 4.90	 2.5 2.8 3.0 3.3 4.0 4.5 5.0	 2.55 2.86 3.06 3.37 4.08 4.59 5.1	V
V_{in} = V_{out} + 1.0 V, $-40°C$ < T_A < 85°C, 1.0 mA < I_{out} < 150 mA 2.5 Suffix 2.8 Suffix 3.0 Suffix 3.3 Suffix 4.0 Suffix 4.5 Suffix 5.0 Suffix	V_{out}	 2.41 2.70 2.89 3.18 3.86 4.34 4.83	 2.5 2.8 3.0 3.3 4.0 4.5 5.0	 2.59 2.90 3.11 3.42 4.14 4.66 5.17	V
LINE AND LOAD REGULATION, DROPOUT VOLTAGES					
Line Regulation (All versions) V_{out} + 1.0 V < V_{in} < 12 V, I_{out} = 60 mA	Reg_{line}	–	2.0	10	mV
Load Regulation (All versions) V_{in} = V_{out} + 1.0 V I_{out} = 1.0 to 60 mA I_{out} = 1.0 to 100 mA I_{out} = 1.0 to 150 mA	Reg_{load}	 – – –	 8.0 15 20	 25 35 45	mV
Dropout Voltage (All versions) I_{out} = 10 mA I_{out} = 100 mA I_{out} = 150 mA	V_{in} – V_{out}	 – – –	 30 137 180	 90 230 260	mV

ELECTRICAL CHARACTERISTICS (For typical values T_A = 25°C, for min/max values T_A = −40°C to +85°C, Max T_J = 150°C)

Characteristics	Symbol	Min	Typ	Max	Unit
DYNAMIC PARAMETERS					
Ripple Rejection (All versions) V_{in} = V_{out} + 1.0 V, V_{pp} = 1.0 V, f = 1.0 kHz, I_{out} = 60 mA		60	70	–	dB
Line Transient Response V_{in} = V_{out} + 1.0 V to V_{out} + 4.0 V, I_{out} = 60 mA, $d(V_{in})/dt$ = 15 mV/μs		–	1.0	–	mV
Output Noise Voltage (All versions) C_{out} = 1.0 μF, I_{out} = 60 mA, f = 100 Hz to 100 kHz C_{bypass} = 10 nF C_{bypass} = 1.0 nF C_{bypass} = 0 nF	V_{RMS}	– – –	25 40 65	– – –	μVrms
Output Noise Density C_{out} = 1.0 μF, I_{out} = 60 mA, f = 1.0 kHz	V_N	–	230	–	nV/$\sqrt{Hz}$
Output Rise Time (All versions) C_{out} = 1.0 μF, I_{out} = 30 mA, $V_{ON/OFF}$ = 0 to 2.4 V 1% of ON/OFF Signal to 99% of Nominal Output Voltage Without Bypass Capacitor With C_{bypass} = 10 nF	t_r	– –	40 1.1	– –	μs ms
THERMAL SHUTDOWN					
Thermal Shutdown (All versions)		–	150	–	°C

1. I_{MAX} (Output Current Limit) is the current measured when the output voltage drops below 0.3 V with respect to V_{out} at I_{out} = 30 mA.

DEFINITIONS

Load Regulation – The change in output voltage for a change in load current at constant chip temperature.

Dropout Voltage – The input/output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. Measured when the output drops 100 mV below its nominal value (which is measured at 1.0 V differential), dropout voltage is affected by junction temperature, load current and minimum input supply requirements.

Output Noise Voltage – The RMS AC voltage at the output with a constant load and no input ripple, measured over a specified frequency range.

Maximum Power Dissipation – The maximum total dissipation for which the regulator will operate within specifications.

Quiescent Current – Current which is used to operate the regulator chip and is not delivered to the load.

Line Regulation – The change in input voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected.

Line Transient Response – Typical over– and undershoot response when input voltage is excited with a given slope.

Thermal Protection – Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated, typically 150°C, the regulator turns off. This feature is provided to prevent catastrophic failures from accidental overheating.

Maximum Package Power Dissipation – The maximum package power dissipation is the power dissipation level at which the junction temperature reaches its maximum value i.e. 125°C. The junction temperature is rising while the difference between the input power (V_{CC} X I_{CC}) and the output power (V_{out} X I_{out}) is increasing.

Depending on ambient temperature, it is possible to calculate the maximum power dissipation, maximum load current or maximum input voltage (see Application Hints: Protection).

The maximum power dissipation supported by the device is a lot increased when using appropriate application design. Mounting pad configuration on the PCB, the board material and also the ambient temperature are affected the rate of temperature rise. It means that when the I_C has good thermal conductivity through PCB, the junction temperature will be "low" even if the power dissipation is great.

The thermal resistance of the whole circuit can be evaluated by deliberately activating the thermal shutdown of the circuit (by increasing the output current or raising the input voltage for example).

Then you can calculate the power dissipation by subtracting the output power from the input power. All variables are then well known: power dissipation, thermal shutdown temperature (150°C for NCP623) and ambient temperature.

APPLICATION HINTS

Input Decoupling – As with any regulator, it is necessary to reduce the dynamic impedance of the supply rail that feeds the component. A 1.0 μF capacitor either ceramic or tantalum is recommended and should be connected close to the NCP623 package. Higher values will correspondingly improve the overall line transient response.

Output Decoupling – Output capacitors exhibiting ESRs ranging from a few mΩ up to 3.0 Ω can safely be used. The minimum decoupling value is 1.0 μF and can be augmented to fulfill stringent load transient requirements. The regulator works with ceramic chip capacitors as well as tantalum devices.

Noise Performances – Unlike other LDOs, the NCP623 is a true low−noise regulator. With a 10 nF bypass capacitor, it typically reaches 25 μVRMS overall noise between 100 Hz and 100 kHz. Spectral density graphics as well as noise dependency versus bypass capacitor information is included in this datasheet.

The bypass capacitor impacts the startup phase of the NCP623 as depicted by the data−sheet curves. A typical 1.0 ms settling time is achieved with a 10 nF bypass capacitor. However, due to its low−noise architecture, the NCP623 can operate without bypass and thus offers a typical 20 μs startup phase. In that case, the typical output noise stays lower than 65 μVRMS between 100 Hz − 100 kHz.

Protections – The NCP623 includes several protections functions. The output current is internally limited to a minimum of 175 mA while temperature shutdown occurs if the die heats up beyond 150°C. These value lets you assess the maximum differential voltage the device can sustain at a given output current before its protections come into play.

The maximum dissipation the package can handle is given by:

$$P_{max} = \frac{T_{Jmax} - T_A}{R_{\theta JA}}$$

If T_{Jmax} is internally limited to 150°C, then the NCP623 can dissipate up to 595 mW @ 25°C.

The power dissipated by the NCP623 can be calculated from the following formula:

$$Ptot = \langle V_{in} \cdot I_{gnd}(I_{out}) \rangle + \langle V_{in} - V_{out} \rangle \cdot I_{out}$$

or

$$Vin_{max} = \frac{Ptot + V_{out} \cdot I_{out}}{I_{gnd} + I_{out}}$$

If a 150 mA output current is needed, the ground current is extracted from the data−sheet curves: 6.5 mA @ 150 mA. For a NCP623NW28R2 (2.8 V), the maximum input voltage will then be 6.48 V, a rather comfortable margin.

Typical Application – The following figure portraits the typical application for the NCP623 where both input/output decoupling capacitors appear.

**Figure 2. A Typical NCP623 Application with Recommended Capacitor Values (DFN6)**

Figure 3. A Typical NCP623 Application with Recommended Capacitor Values (Micro8)

NCP623 Wake−up Improvement − In portable applications, an immediate response to an enable signal is vital. If noise is not a concern, the NCP623 without a bypass capacitor settles in nearly 20 μs and typically delivers 65 μVRMS between 100 Hz and 100 kHz.

In ultra low−noise systems, the designer needs a 10 nF bypass capacitor to decrease the noise down to 25 μVRMS between 100 Hz and 100 kHz. With the addition of the 10 nF capacitor, the wake−up time expands up to 1.0 ms as shown on the data−sheet curves. If an immediate response is wanted, Figure 5 provides a solution to charge the bypass capacitor with the enable signal without degrading the noise response of the NCP623.

At power−on, C4 is discharged. When the control logic sends its wake−up signal by going high, the PNP base is momentarily tied to ground. The PNP switch closes and immediately charges the bypass capacitor C1 toward its operating value. After a few μs, the PNP opens and becomes totally transparent to the regulator.

This circuit improves the response time of the regulator which drops from 1.0 ms down to 30 μs. The value of C4 needs to be tweaked in order to avoid any bypass capacitor overload during the wake−up transient.

Figure 4. A PNP Transistor Drives the Bypass Pin when Enable Goes High (DFN6)

Figure 5. A PNP Transistor Drives the Bypass Pin when Enable Goes High (Micro8)

Figure 6. NCP623 Wake−up Improvement with Small PNP Transistor

The PNP connected to the bypass pin does not degrade the noise response of the NCP623. Figure 7 displays the noise density using the setup in Figure 5. The typical noise level is 26 μV_{RM} (100 Hz to 25 kHz) at I_{OUT} = 60 mA.

**Figure 7. Noise Density of the NCP623 with a 10 nF
Bypass Capacitor and a Wake−up Improvement Network**

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 8. Noise Density versus Bypass Capacitor

Figure 9. RMS Noise versus Bypass Capacitor (100 Hz – 100 kHz)

Figure 10. Output Voltage (2.8 V) versus Temperature

Figure 11. Output Voltage (2.8 V) versus I_{out}

Figure 12. Output Voltage (3.0 V) versus Temperature

Figure 13. Output Voltage (3.0 V) versus I_{out}

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 14. Dropout Voltage versus I_{out}

Figure 15. Dropout Voltage versus Temperature

Figure 16. Ground Current versus Output Current

Figure 17. Ground Current versus Ambient Temperature

Figure 18. Quiescent Current versus Temperature

TYPICAL PERFORMANCE CHARACTERISTICS

$V_{in} = 3.8$ V
$V_{out} = 2.8$ V
$C_O = 1.0$ μF
$I_{out} = 60$ mA
$T_{amb} = 25°C$

Figure 19. Output Voltage Settling Time versus Bypass Capacitor

200 μs/div
500 mV/div
$C_{byp} = 10$ nF

$V_{in} = 3.8$ V
$V_{out} = 2.8$ V
$C_{out} = 1.0$ μF
$I_{out} = 50$ mA
$T_{amb} = 25°C$

Figure 20. Output Voltage Settling Shape $C_{bypass} = 10$ nF

100 μs/div
500 mV/div
$C_{byp} = 3.3$ nF

$V_{in} = 3.8$ V
$V_{out} = 2.8$ V
$C_{out} = 1.0$ μF
$I_{out} = 50$ mA
$T_{amb} = 25°C$

Figure 21. Output Voltage Settling Shape $C_{bypass} = 3.3$ nF

10 μs/div
500 mV/div
$C_{byp} = 0$ nF

$V_{in} = 3.8$ V
$V_{out} = 2.8$ V
$C_{out} = 1.0$ μF
$I_{out} = 50$ mA
$T_{amb} = 25°C$

Figure 22. Output Voltage Settling Shape without Bypass Capacitor

TYPICAL PERFORMANCE CHARACTERISTICS

V_{in} = 3.8 to 7.0 V
Y1 = 1.0 mV/div
Y2 = 1.0 V/div
X = 1.0 ms
I_{out} = 60 mA
T_{amb} = 25°C

dV_{in} = 3.2 V

Figure 23. Line Transient Response

V_{in} = 3.8 V
Y1 = 100 mV/div
Y2 = 20 mV/div
X = 200 μs/div
T_{amb} = 25°C

Y1: OUTPUT CURRENT, Y2: OUTPUT VOLTAGE

Figure 24. I_{out} = 3.0 mA to 150 mA

V_{in} = 3.8 V
Y1 = 50 mA/div
Y2 = 20 mV/div
X = 20 μs
T_{amb} = 25°C

Y1: OUTPUT CURRENT, Y2: OUTPUT VOLTAGE

**Figure 25. I_{Slope} = 100 mA/μs (Large Scale)
I_{out} = 3.0 mA to 150 mA**

V_{in} = 3.8 V
Y1 = 50 mA/div
Y2 = 20 mV/div
X = 100 μs
T_{amb} = 25°C

Y1: OUTPUT CURRENT, Y2: OUTPUT VOLTAGE

**Figure 26. I_{Slope} = 6.0 mA/μs (Large Scale)
I_{out} = 3.0 mA to 150 mA**

V_{in} = 3.8 V
Y1 = 50 mA/div
Y2 = 20 mV/div
X = 200 μs
T_{amb} = 25°C

Y1: OUTPUT CURRENT, Y2: OUTPUT VOLTAGE

**Figure 27. I_{Slope} = 2.0 mA/μs (Large Scale)
I_{out} = 3.0 mA to 150 mA**

Figure 28. Output Stability versus Output Current Over Temperature (1.0 μF, 3.0 V)

Figure 29. Output Stability with Output Capacitor Change

Figure 30. Output Stability versus Output Current Over Temperature (150 μF, 3.0 V)

Figure 31. Ripple Rejection versus Frequency with 10 nF Bypass Capacitor

Figure 33. Output Stability versus Output Current Over Temperature (0.1 μF, 3.0 V)

Figure 32. Ripple Rejection versus Frequency without Bypass Capacitor

NCP623

ORDERING INFORMATION

Device	Version	Marking	Package	Shipping†
NCP623DM−28R2G	2.8 V	LJA	Micro8 (Pb−Free)	4000 Tape & Reel
NCP623DM−30R2G	3.0 V	LBJ	Micro8 (Pb−Free)	
NCP623DM−33R2G	3.3 V	LFW	Micro8 (Pb−Free)	
NCP623DM−40R2	4.0 V	LGN	Micro8	
NCP623DM−40R2G	4.0 V	LGN	Micro8 (Pb−Free)	
NCP623DM−50R2G	5.0 V	LFX	Micro8 (Pb−Free)	
NCP623MN−25R2G	2.5 V	25	DFN6, 3x3 (Pb−Free)	3000 Tape & Reel
NCP623MN−28R2G	2.8 V	28	DFN6, 3x3 (Pb−Free)	
NCP623MN−30R2G	3.0 V	30	DFN6, 3x3 (Pb−Free)	
NCP623MN−33R2	3.3 V	33	DFN6, 3x3	
NCP623MN−33R2G	3.3 V	33	DFN6, 3x3 (Pb−Free)	
NCP623MN−40R2	4.0 V	40	DFN6, 3x3	
NCP623MN−40R2G	4.0 V	40	DFN6, 3x3 (Pb−Free)	
NCP623MN−50R2G	5.0 V	50	DFN6, 3x3 (Pb−Free)	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

Micro8™
CASE 846A–02
ISSUE H

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. 846A–01 OBSOLETE, NEW STANDARD 846A–02.

| DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	––	––	1.10	––	––	0.043
A1	0.05	0.08	0.15	0.002	0.003	0.006
b	0.25	0.33	0.40	0.010	0.013	0.016
c	0.13	0.18	0.23	0.005	0.007	0.009
D	2.90	3.00	3.10	0.114	0.118	0.122
E	2.90	3.00	3.10	0.114	0.118	0.122
e	0.65 BSC			0.026 BSC		
L	0.40	0.55	0.70	0.016	0.021	0.028
H_E	4.75	4.90	5.05	0.187	0.193	0.199

SOLDERING FOOTPRINT*

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

6 PIN DFN, 3x3x0.9
CASE 488AE–01
ISSUE B

TOP VIEW

2X | 0.15 | C
2X | 0.15 | C

PIN ONE REFERENCE

DETAIL A
BOTTOM VIEW

EDGE OF PACKAGE

L1

SIDE VIEW

0.10 | C
6X | 0.08 | C

SEATING PLANE

A1   (A3)

DETAIL B

DETAIL B SIDE VIEW

EXPOSED Cu
MOLD COMPOUND

(A3)

A1

BOTTOM VIEW

6X L
6X K
6X b NOTE 3

0.10 | C | A | B
0.05 | C

NOTES:
1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
5. TERMINAL b MAY HAVE MOLD COMPOUND MATERIAL ALONG SIDE EDGE. MOLD FLASHING MAY NOT EXCEED 30 MICRONS ONTO BOTTOM SURFACE OF TERMINAL b.

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.20	0.25
b	0.18	0.30
D	3.00 BSC	
D2	2.25	2.55
E	3.00 BSC	
E2	1.55	1.85
e	0.65 BSC	
K	0.20	---
L	0.30	0.50
L1	0.00	0.021

SOLDERING FOOTPRINT*

$\frac{2.45}{0.964}$

$\frac{3.31}{0.130}$

$\frac{1.700}{0.685}$

Exposed Pad SMD Defined

$\frac{0.63}{0.025}$

$\frac{0.35}{0.014}$

$\frac{0.65}{0.025}$

SCALE 10:1 $\left(\frac{mm}{inches}\right)$

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Micro8 is a trademark of International Rectifier.

NCP623/D