

[UART]

- ■Full-duplex double buffer
- Selection with or without parity supported
- ■Built-in dedicated baud rate generator
- ■External clock available as a serial clock
- Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- ■Full-duplex double buffer
- ■Built-in dedicated baud rate generator
- ■Overrun error detect function available
- Serial chip select function (ch.6 and ch.7 only)
- ■Supports high-speed SPI (ch.4 and ch.6 only)
- ■Data length 5 to 16-bit

[LIN]

- ■LIN protocol Rev.2.1 supported
- ■Full-duplex double buffer
- ■Master/Slave mode supported
- ■LIN break field generation (can change to 13 to 16-bit length)
- ■LIN break delimiter generation (can change to 1 to 4-bit length)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

[I²C]

- Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported
- ■Fast-mode Plus (Fm+) (Max 1000 kbps, only for ch.3 = ch.A and ch.7 = ch.B) supported

DMA Controller (8 channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- ■8 independently configured and operated channels
- Transfer can be started by software or request from the builtin peripherals
- ■Transfer address area: 32-bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- ■Transfer data type: bytes/half-word/word
- Transfer block count: 1 to 16 ■ Number of transfers: 1 to 65536

DSTC (Descriptor System Data Transfer Controller) (128 channels)

The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the Descriptor system and, following the specified contents of the Descriptor which has already been constructed on the memory, can access directly the memory /peripheral device and performs the data transfer operation.

It supports the software activation, the hardware activation and the chain activation functions.

A/D Converter (Max 24 channels)

[12-bit A/D Converter]

- ■Successive Approximation type
- ■Built-in 3 units
- ■Conversion time: 0.5 µs @ 5 V
- Priority conversion available (priority at 2 levels)
- ■Scanning conversion mode
- ■Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

DA converter (Max 2 channels)

- ■R-2R type
- ■12-bit resolution

Base Timer (Max 8 channels)

Operation mode is selectable from the followings for each channel.

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- ■Capable of pull-up control per pin
- ■Capable of reading pin level directly
- ■Built-in the port relocate function
- ■Up to 100 high-speed general-purpose I/O ports @ 120 pin Package
- ■Some pin is 5V tolerant I/O.
- See "Pin Description" and "I/O Circuit Type" for the corresponding pins.



Multi-function Timer (Max 2 units)

The Multi-function timer is composed of the following blocks.

Minimum resolution: 6.25 ns

- ■16-bit free-run timer × 3 ch./unit
- ■Input capture × 4 ch./unit
- ■Output compare × 6 ch./unit
- ■A/D activation compare × 6 ch./unit
- ■Waveform generator × 3 ch./unit
- ■16-bit PPG timer × 3 ch./unit

The following function can be used to achieve the motor control.

- ■PWM signal output function
- ■DC chopper waveform output function
- ■Dead time function
- ■Input capture function
- ■A/D convertor activate function
- ■DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- ■Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- ■Timer interrupt function after set time or each set time.
- ■Capable of rewriting the time with continuing the time count.
- ■Leap year automatic count is available.

Quadrature Position/Revolution Counter (QPRC) (Max 2 channels)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- ■The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- ■16-bit position counter
- ■16-bit revolution counter
- ■Two 16-bit compare registers

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- ■Free-running
- ■Periodic (= Reload)
- ■One-shot

Watch Counter

The Watch counter is used for wake up from the low-power consumption mode. It is possible to select the main clock, sub clock, built-in high-speed CR clock or built-in low-speed CR clock as the clock source.

Interval timer: up to 64s (Max) @ Sub Clock: 32.768 kHz

External Interrupt Controller Unit

- ■External interrupt input pin: Max 16 pins
- ■Include one non-maskable interrupt (NMI)

Watchdog Timer (2 channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except STOP.

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- ■CCITT CRC16 Generator Polynomial: 0x1021
- ■IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

SD Card Interface

It is possible to use the SD card that conforms to the following standards.

- ■Part 1 Physical Layer Specification version 3.01
- ■Part E1 SDIO Specification version 3.00
- Part A2 SD Host Controller Standard Specification version 3.00
- ■1-bit or 4-bit data bus



Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

■Main clock: 4 MHz to 48 MHz

■Sub Clock: 32.768 kHz

■ High-speed internal CR Clock: 4 MHz■ Low-speed internal CR Clock: 100 kHz

■Main PLL Clock

[Resets]

- ■Reset requests from INITX pin
- ■Power on reset
- ■Software reset
- ■Watchdog timers reset
- ■Low voltage detector reset
- ■Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

■LVD1: error reporting via interrupt

■LVD2: auto-reset operation

Low-power Consumption Mode

Six low-power consumption modes are supported.

- **■**SLEEP
- **■**TIMER
- **■**RTC
- **■**STOP
- Deep standby RTC (selectable from with/without RAM retention)
- Deep standby stop (selectable from with/without RAM retention)

VBAT

The consumption power during the RTC operation can be reduced by supplying the power supply independent from the RTC (calendar circuit)/32 kHz oscillation circuit. The following circuits can also be used.

- ■RTC
- ■32 kHz oscillation circuit
- ■Power-on circuit
- ■Back up register: 32 bytes
- ■Port circuit

Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- ■Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.

Unique ID

Unique value of the device (41-bit) is set.

Power Supply

Two Power Supplies

■Wide range voltage: VCC = 2.7 V to 5.5 V ■Power supply for VBAT: VBAT = 2.7 V to 5.5 V



Contents

1. Product Lineup	<i>(</i>
2. Packages	8
3. Pin Assignment	9
4. Pin Description	15
5. I/O Circuit Type	43
6. Handling Precautions	50
6.1 Precautions for Product Design	50
6.2 Precautions for Package Mounting	51
6.3 Precautions for Use Environment	52
7. Handling Devices	53
8. Block Diagram	56
9. Memory Size	57
10. Memory Map	57
11. Pin Status in Each CPU State	60
12. Electrical Characteristics	67
12.1 Absolute Maximum Ratings	67
12.2 Recommended Operating Conditions	68
12.3 DC Characteristics	71
12.3.1 Current Rating	71
12.3.2 Pin Characteristics	79
12.4 AC Characteristics	81
12.4.1 Main Clock Input Characteristics	81
12.4.2 Sub Clock Input Characteristics	82
12.4.3 Built-in CR Oscillation Characteristics	82
12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input clock of PLL)	83
12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR clock for input clock of ma	n PLL) 83
12.4.6 Reset Input Characteristics	83
12.4.7 Power-on Reset Timing	84
12.4.8 GPIO Output Characteristics	
12.4.9 External Bus Timing	85
12.4.10 Base Timer Input Timing	96
12.4.11 CSIO/UART Timing	97
12.4.12 External Input Timing	130
12.4.13 Quadrature Position/Revolution Counter Timing	131
12.4.14 I ² C Timing	133
12.4.15 SD Card Interface Timing	135
12.4.16 ETM Timing	137
12.4.17 JTAG Timing	138
12.5 12-bit A/D Converter	139
12.6 12-bit D/A Converter	142
12.7 Low-Voltage Detection Characteristics	143
12.7.1 Low-Voltage Detection Reset	143
12.7.2 Interrupt of Low-Voltage Detection	143
12.8 MainFlash Memory Write/Erase Characteristics	144
12.9 WorkFlash Memory Write/Erase Characteristics	144
12.10 Standby Recovery Time	145
12.10.1 Recovery cause: Interrupt/WKUP	145

MB9B160R Series



12.10.2 Recovery cause: Reset	147
13. Ordering Information	149
14. Package Dimensions	
15. Major Changes	
Document History	
Sales. Solutions, and Legal Information	



1. Product Lineup

Memory Size

Product name		MB9BF166M/N/R	MB9BF167M/N/R	MB9BF168M/N/R
MainFlash memory		512 Kbytes	768 Kbytes	1024 Kbytes
WorkFlash memory		32 Kbytes	32 Kbytes	32 Kbytes
On-chip SRAM		64 Kbytes	96 Kbytes	128 Kbytes
	SRAM0	32 Kbytes	48 Kbytes	64 Kbytes
	SRAM1	16 Kbytes	24 Kbytes	32 Kbytes
	SRAM1	16 Kbytes	24 Kbytes	32 Kbytes

Function

		Product name		MB9BF166M MB9BF167M MB9BF168M	MB9BF166N MB9BF167N MB9BF168N	MB9BF166R MB9BF167R MB9BF168R					
Pin c	ount			80	100/112	120/144					
0011				Cortex-M4F, MPU, NVIC 128ch.							
CPU	Γ	Freq.		160 MHz							
Pow	er supply vol	·		2.7 V to 5.5 V							
DMA	.C			8 ch.							
DST	С			128 ch.							
Exte	rnal Bus Inte	rface		Addr:19-bit (Max), R/W data: 8-bit (Max), CS:5 (Max), SRAM, NOR Flash	Addr:25-bit (Max), R/W data: 8-/16-bit (Max), CS:9 (Max), SRAM, NOR Flash, SDRAM	Addr:25-bit (Max), R/W data: 8-/16-bit (Max), CS:9 (Max), SRAM, NOR Flash, NAND Flash, SDRAM					
Multi	-function Se	rial Interface (UART/CSIO/L	IN/I ² C)	8 ch. (Max)							
	Timer C/Reload tim	ner/PWM/PPG)		8 ch. (Max)							
		tion compare	6 ch.								
ē	Input capture 4 ch. Free-run timer 3 ch. Output compare 6 ch.										
٤			2 units (Max)								
Ξ			2 utilis (iviax)								
Σ	Waveform	generator	3 ch.								
	PPG		3 ch.								
	Card Interfac	е		1 unit							
QPR	C			2 ch. (Max)							
	Timer			1 unit							
Real	-Time Clock			1 unit							
	h Counter			1 unit							
	Accelerator			Yes							
	hdog Timer			1 ch. (SW) + 1 ch. (HW)							
	rnal Interrupt	ts		16 pins (Max) + NMI × 1							
I/O F	orts			63 pins (Max)	80 pins (Max)	100 pins (Max)					
12-b	t A/D Conve	rter		16 ch. (3 units)	24 ch. (3 units)	_					
12-b	t D/A Conve	rter		2 units (Max)							
CSV	(Clock Supe	er Visor)		Yes							
LVD	(Low-Voltag	e Detector)		2 ch.							
Duilt	in CR	High-speed		4 MHz							
Duiit	·III UK	Low-speed		100 kHz							
	g Function			SWJ-DP/ETM							
Uniq	ue ID			Yes							

Notes:

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.
 It is necessary to use the port relocate function of the I/O port according to your function use.
- See "12. Electrical Characteristics 12.4. AC Characteristics 12.4.3. Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



2. Packages

Package	Product name	MB9BF166M MB9BF167M MB9BF168M	MB9BF166N MB9BF167N MB9BF168N	MB9BF166R MB9BF167R MB9BF168R
LQFP: LQH080 (0.5 mm pitch)		0	-	-
LQFP: LQJ080 (0.65 mm pitch)		O	-	-
QFP: PQH100 (0.65 mm pitch)		-	O	-
LQFP: LQI100 (0.5 mm pitch)		-	0	-
LQFP: LQM120 (0.5 mm pitch)		-	-	0
BGA: LDC112 (0.5 mm pitch)		-	0	-
BGA: LDC144 (0.5 mm pitch)		-	-	0

O: Supported


Note:

See "Package Dimensions" for detailed information on each package.



3. Pin Assignment


LQH080/LQJ080



Note:




LQI100



Note:




LQM120



Note:




PQH100



Note:




LDC112



Note:



LDC144



Note:



4. Pin Description

List of pin numbers

		Pin	Din Nama	I/O circuit	Pin state							
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type				
1	1	1	79	B1	B1	VCC	-	-				
						P50						
						CTS4_0						
						AIN0_2						
2	2	2	80	C1	C1	RTO10_0	E	К				
						(PPG10_0)						
						INT00_0						
						MADATA00_0						
						P51						
						RTS4_0						
						BIN0_2						
3	3	3	81	C2	C2	RTO11_0 (PPG10_0)	E	К				
						INT01_0	1					
						MADATA01_0	1					
						P52						
						SCK4_0 (SCL4_0)						
4	4	4	82	C3	D1	ZIN0_2	E	1				
						RTO12_0 (PPG12_0)						
						MADATA02_0	7					
										P53		
						TIOA1_2	1					
						SOT4_0	1					
5	5	5	83	D1	D2	(SDA4_0)	E	1				
						RTO13_0 (PPG12_0)						
						MADATA03_0	+					
_						P54						
						TIOB1_2	1					
						SIN4_0	1					
6	6	6	84	D2	D3	RTO14_0	E	К				
						(PPG14_0)						
						INT02_0						
						MADATA04_0						
						P55						
						ADTG_1	_					
						SIN6_0	_					
7	7	7	85	E1	E1	RTO15_0 (PPG14_0)	E	К				
						INT07_2	7					
						MADATA05_0	7					



		Pin l		I/O circuit	Pin state						
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type			
						P56					
8			00	F2	F0	SOT6_0 (SDA6_0)]_	К			
8 8	8	8	86	E2	E2	DTTI1X_0	- E				
						INT08_2	1				
						MADATA06_0]				
						P57					
9	-	-	-	-	E3	SCK6_0 (SCL6_0)	E	1			
						MADATA07_0					
						P58					
						SIN4_2	E				
10	-	-	-	-	E4	AIN1_0		K			
						INT04_2					
						MADATA08_0					
						P59		К			
44			-	-	F4	SOT4_2 (SDA4_2)	- E				
11	-	-			F1	BIN1_0					
						INT07_1					
						MADATA09_0					
		_	F2	-	P5A						
12	_				_	- F2	_	-	F2	SCK4_2 (SCL4_2)	E
						ZIN1_0	-				
						MADATA10_0					
						P5B					
13	-	-	-	_	F3	CTS4_2	Ē	1			
						MADATA11_0	1				
						P30					
						TIOB0_1]				
14		9	87	E3	F4	RTS4_2]				
	9	9	07	E3		INT15_2	E	Q			
						WKUP1]				
-					-	MADATA07_0					
14	-	-	-	-	F4	MADATA12_0					
						P31	4				
15					G1	TIOB1_1		К			
-	10	10	88	F1		SIN3_1					
					INT09_2	_ '					
-					-	MADATA08_0	_				
15	-	-	-	-	G1	MADATA13_0					



		Pin	Dia Nama	I/O circuit	Pin state									
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type						
						P32								
						TIOB2_1								
16	11	11	89	39 F2	G2	SOT3_1 (SDA3_1)	N	К						
						INT10_1								
•					-	MADATA09_0	7							
16	-	-	-	-	G2	MADATA14_0								
						P33								
		2 12	90		F3		ADTG_6							
4-7						F3		TIOB3_1	7					
17	12			F3			F3	F3	F3	F3	F3	G3	SCK3_1 (SCL3_1)	N
									INT04_0					
-	1				-	MADATA10 0								
17	-	-	-	-	G3	MADATA15_0								
				04		P34								
18	13		91		G1 (G4	TIOB4_1							
	13	-	91	GI		FRCK0_0	E	1						
-					-	MADATA11_0								
18	-	-	-	-	G4	MNALE_0								
						P35								
40						TIOB5_1	1							
19	14	- 92	92	G2	G2	G2 F	G2 H1	IC03_0	E	K				
						INT08_1	7 =	К						
-	1				-	MADATA12 0	7							
19	-	-	-		H1	MNCLE 0	7							



		Pin	Pin Name	I/O circuit	Pin state						
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	FIII Name	type	type			
						P36		К			
00					110	SIN5_2					
20	15	-	93	G3	H2	IC02_0] _E				
						INT09_1					
-					-	MADATA13_0					
20	-	-	-	-	H2	MNWEX_0					
						P37					
						SOT5_2					
21	16	16 - 94 H2	По	H3	(SDA5_2)						
	10	-	94	П		IC01_0	E	К			
						INT05_2					
-	1				-	MADATA14_0	-				
21	-	-	-	-	H3	MNREX_0					
						P38					
						SCK5_2					
22 17		95	H3	H4	(SCL5_2)	- E	к				
	-	95	пз		IC00_0						
						INT06_2					
-	1				-	MADATA15_0					
		13							P39		
										ADTG_2	
				00					14		
23	18		96	J1	J1	RTCCO_2	- L -	I			
						SUBOUT_2					
		-	1			MSDCLK_0					
						P3A					
						TIOA0 1					
		14				AIN0_0					
24	19	'-	97	J2	J2	RTO00 0	G	1			
						(PPG00_0)					
		-	-								
		-				MSDCKE_0					
						P3B	_				
						TIOA1_1	_				
25	20	15 9	98 J3	J3	J3	BIN0_0	G	I			
	25 20					RTO01_0					
						(PPG00_0)					
		-				MRASX_0	1				



		Pin I	B	I/O circuit	Pin state					
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type		
						P3C				
						TIOA2_1				
26	21	16	99	K1	J4	ZIN0_0	G			
26	20 21			N I	J4	RTO02_0	G	1		
						(PPG02_0)				
		-				MCASX_0				
								P3D		
				K2		TIOA3_1	_			
27	22	17	100		K2	RTO03_0 (PPG02_0)	G	I		
						MAD00_0				
						P3E				
						TIOA4_1				
28	23 18 1 L1	L1	K3	RTO04_0 (PPG04_0)	G	1				
					MAD01_0					
29 24					P3F					
					TIOA5_1					
	24	19	2	L2	L1	RTO05_0 (PPG04_0)	G	1		
						MAD02_0	1			
30	25	20	3	N1	N1	VSS	_	-		
31	26	-	4	M1	M1	VCC	-	-		
		-	5	N2		P40	G	К		
						TIOA0_0				
32	27				N2	RTO10_1 (PPG10_1)				
						INT12_1				
						P41				
						TIOA1_0				
33	28	-	6	N3	L2	RTO11_1 (PPG10_1)	G	К		
						INT13_1	1			
						P42				
						TIOA2_0	1			
34	29	-	7	M3	N3	RTO12_1 (PPG12_1)	G	1		
						MSDWEX_0	+			
						P43				
						ADTG_7	-			
			8	L3	M3	TIOA3_0	-			
35	30	- 8				RTO13_1 (PPG12_1)	G	I		
						MCSX8_0	-			
			1		1410070_0					



LQFP120	Pin No							I/O circuit	Pin state					
Second S	LQFP120	LQFP100			BGA112	BGA144	Pin Name		type					
31														
The lates The							TIOA4_0							
No. No.	36	31	21	9	M4	L4	RTO14_1 (PPG14_1)	R	J					
32 22 10 15 10 15 10 15 10 10							DA0							
37 32 22 10 L5 K5 RT015_1 (PPG14_1) DA1 R J 38 33 23 11 M6 N4 INITX B C 39 34 24 12 N5 N5 P46 X0A P S 40 35 25 13 N6 M5 P47 X1A Q T 41 36 26 14 L6 L6 P48 							P45							
Second Period Second Period Perio							TIOB0_0							
38	37	32	22	10	L5	K5		R	J					
39 34 24 12 N5 N5 P46 XOA P S							DA1							
39	38	33	23	11	M6	N4	INITX	В	С					
Mathematical Part	20	0.4	0.4	40	NE	NE	P46	Б						
40 35 25 13 N6 M5 X1A Q T 41 36 26 14 L6 L6 P48 VREGCTL 42 37 27 15 M7 K6 P49 O U 43 38 28 16 N8 N7 VBAT	39	34	24	12	N5	N5	X0A	7 P	S					
41 36 26 14 L6 L6 P48 O U 42 37 27 15 M7 K6 P49 O U 43 38 28 16 N8 N7 VBAT	10	0.5	0.5	40	No		P47		_					
41 36 26 14 L6 L6 VREGCTL O U 42 37 27 15 M7 K6 P49 VWAKEUP O U 43 38 28 16 N8 N7 VBAT	40	35	25	13	N6	M5	X1A	Q	1					
42 37 27 15 M7 K6 P49 O U 43 38 28 16 N8 N7 VBAT 44 39 29 17 N9 N8 C 45 40 30 18 N10 N9 VSS 46 41 31 19 M8 M9 VCC 47 42 32 20 L7 L7 L7 E7 TIOB2_0 SCK7_1 MAD03_0 P40 A3 33 21 L8 K7 P4D TIOB2_0 SCK7_1 (SCL7_1) AIN1_2 MAD04_0 AB AD04_0 AB AD04_0 AB AD04_0 AB AD04_0 AB AD04_0 AB AD04_0 AB AD04_10 AB AD04_			00	4.4	1.0		P48							
42 37 27 15 M7 K6 VWAKEUP O U 43 38 28 16 N8 N7 VBAT 44 39 29 17 N9 N8 C 45 40 30 18 N10 N9 VSS 46 41 31 19 M8 M9 VCC 47 42 32 20 L7 L7 L7 TIOB1_0 SCST_1 MAD03_0 P4C TIOB2_0 SCKT_1 (SCLT_1) AIN1_2 MAD04_0 P4D TIOB3_0 SOTT_1 (SDA7_1) BIN1_2 INT13_2 N N K	41	36	26	14	L6	L6	VREGCTL	70	U					
A3						140	P49							
44 39 29 17 N9 N8 C - - - 45 40 30 18 N10 N9 VSS - - - 46 41 31 19 M8 M9 VCC - - - 47 42 32 20 L7 L7 P4B TIOB1_0 E 1 48 43 33 21 L8 K7 P4C P4C TIOB2_0 N I 48 43 33 21 L8 K7 SCK7_1 (SCL7_1) N N I 49 44 34 22 M9 M8 E P4D N K 49 44 34 22 M9 M8 E N N K	42	37	27	15	M/	K6	VWAKEUP	70	U					
45 40 30 18 N10 N9 VSS - - 46 41 31 19 M8 M9 VCC - - 47 42 32 20 L7 L7 P4B TIOB1_0 SCS7_1 MAD03_0 E I 48 43 33 21 L8 K7 P4C 	43	38	28	16	N8	N7	VBAT	-	-					
46 41 31 19 M8 M9 VCC	44	39	29	17	N9	N8	С	-	-					
42	45	40	30	18	N10	N9	VSS	-	-					
47 42 32 20 L7 L7 \frac{\tau_{10B1_0}}{\text{SCS7_1}} \begin{array}{c} \text{E} & \text{I} \\ \text{48} & 43 & 33 & 21 & L8 & K7 & \frac{\text{TiOB1_0}}{\text{SCS7_1}} \begin{array}{c} \text{E} & \text{I} \\ \text{48} & 43 & 33 & 21 & L8 & K7 & \frac{\text{SCK7_1}}{\text{SCK7_1}} \\ \text{AIN1_2} \\ \text{MAD04_0} & \text{P4D} \\ \text{TiOB3_0} \\ \text{SOT7_1} \\ \text{SOT7_1} \\ \text{SDA7_1} \\ \text{SDA7_1} \\ \text{BIN1_2} \\ \text{BIN1_3_2} \\ \text{A} \text{BIN1_3_2_1} \\ \text{A} \text{BIN1_3_2_1} \\ \text{A} BIN1_3_2_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_	46	41	31	19	M8	M9	VCC	-	-					
47							P4B							
47		1.0		20	1	1	TIOB1_0							
48 43 33 21 L8 K7 FIDB2_0 SCK7_1 (SCL7_1) AIN1_2 MAD04_0 P4D TIOB3_0 SOT7_1 (SDA7_1) N K BIN1_2 INT13_2	47	42	32		L/	L/	L7	L/	L7	L/	L/	SCS7_1	一 E	1
48 43 33 21 L8 K7 SCK7_1 (SCL7_1) N I I AIN1_2 MAD04_0 P4D TIOB3_0 SOT7_1 (SDA7_1) N K BIN1_2 INT13_2							MAD03_0							
48 43 33 21 L8 K7 SCK7_1 (SCL7_1) N I AIN1_2 MAD04_0 49 44 34 22 M9 M8 (SDA7_1) N K BIN1_2 NN K BIN1_2 NN K														
48 43 33 21 L8 K7 SCK7_1 (SCL7_1) N I AIN1_2 MAD04_0 P4D TIOB3_0 SOT7_1 (SDA7_1) N K 49 44 34 22 M9 M8 BIN1_2 INT13_2							TIOB2 0							
48					1									
49 44 34 22 M9 M8 (SDA7_1) N K BIN1_2 INT13_2	48	43	33	21	21	L8	L8	L8	K7		N	1		
49 44 34 22 M9 M8 (SDA7_1) N K BIN1_2 INT13_2							AIN1_2							
49 44 34 22 M9 M8 P4D TIOB3_0 SOT7_1 (SDA7_1) BIN1_2 INT13_2														
49 44 34 22 M9 M8 SOT7_1 (SDA7_1) N K BIN1_2 INT13_2														
49 44 34 22 M9 M8 SOT7_1 (SDA7_1) N K BIN1_2 INT13_2							TIOB3_0							
49 44 34 22 M9 M8 (SDA7_1) N K BIN1_2 INT13_2														
INT13_2	49	44	34	22	M9	M8		N	K					
INT13_2							BIN1_2							
							MAD05_0							
P4E														
TIOB4_0														
SIN7_1														
7IN1 2								I						
50 45 35 23 L9 L8 FRCK1_1 Q	50	45	35	23	L9	L8			Q					
INT11_1														
WKUP2														
MAD06_0														



		Pin		I/O circuit	Pin state			
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type
						P70		
51	_	_	_	_	K8	TIOA4_2	_ - E	
31		_	-	_	IXO	AIN0_1	_ ¯	'
						IC13_1		
						P71		
						TIOB4_2		
52	-	-	-	-	L9	BIN0_1	E	К
						IC12_1		
						INT15_1		
						P72		
						TIOA6_0		
53	_	_	_	_	K9	SIN2_0	E	K
33	-	_		_	113	ZIN0_1		K
						IC11_1		
						INT14_2		
						P73		
						TIOB6_0		
54	-	-	-	-	M10	SOT2_0 (SDA2_0)	E	К
						IC10_1	1	
						INT03_2		
						P74		I
55	_	-	-	-	L10	SCK2_0	 E	
						(SCL2_0)		
						DTTI1X_1		
56	46	36	24	M10	N10	PE0	c	E
	47	0.7	05	N444	N444	MD1	+.	D.
57	47	37	25	M11	M11	MD0	J	D
58	48	38	26	N11	N11	PE2 X0	A	Α
59	49	39	27	N12	N12	PE3	A	В
	50	40	00	NIAO	NIAO	X1		
60	50	40	28	N13	N13	VSS	-	-
61	51	-	29	M13	M13	VCC	-	-
						P10		
						AN00		
62	52	41	30	L13	L12	SIN1_1	⊢ F	М
						FRCK0_2		
						INT02_1		
	1					MAD07_0	1	
						P11	4	
						AN01	4	
63	53	53 42	31	L12	K12	SOT1_1 (SDA1_1)	F	L
						IC00_2	-	
						MAD08_0		



		Pin	No				I/O circuit	Pin state
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type
						P12		
						AN02		
						SCK1_1		
64	54	43	32	K13	K11	(SCL1_1)	- F	L
						IC01_2	<u> </u>	-
						RTCCO_1		
						SUBOUT_1		
						MAD09_0		
						P13	_	
						AN03		
65	55	44	33	K12	J12	SIN0_1	F	М
						IC02_2	1	
						INT03_1	1	
						MAD10_0		
						P14		
						AN04		
66	56	45	34	J13	J11	SOT0_1 (SDA0_1)	F	L
						IC03_2	_	
						MAD11_0		
						P15		
						AN05		
67	57	46	35	J12	J10	SCK0_1	F	L
						(SCL0_1)		
						MAD12_0		
						P16		
						AN06		
68	58	47	36	J11	H12	SIN2_2	F	М
						INT14_1		
						MAD13_0		
						P17		
						AN07		
69	59	48	37	H12	H11	SOT2_2 (SDA2_2)	F	Р
						WKUP3	†	
						MAD14_0	-	
70	60	49	38	H13	K13	AVCC	_	-
71	61	50	39	G13	J13	AVSS	-	-
72	62	51	40	F13	H13	AVRL	-	-
73	63	52	41	E13	G13	AVRH	-	-
						P18		
						AN08	1	
74	64	53	42	H11	H10	SCK2_2	F	L
						(SCL2_2)		
						MAD15_0	1	



		Pin	No				I/O circuit	Pin state
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type
						P19		
						AN09		
75	GE.	EA	40	C12	C12	SIN4_1	_	N4
75	65	54	43	G12	G12	IC00_1	F	M
						INT05_1		
						MAD16_0		
						P1A		
						AN10		
76	66	55	44	G11	G11	SOT4_1 (SDA4_1)	М	L
						IC01_1	1	
						MAD17_0	1	
						P1B		
						AN11	1	
77	67	56	45	F12	G10	SCK4_1 (SCL4_1)	М	L
						IC02_1	1	
						MAD18_0	1	
						P1C		
						AN12	1	
78	68	-	46	F11	F13	CTS4_1	F	L
						IC03_1		
						MAD19_0		
						P1D		
						AN13]	
79	69	-	47	E12	F12	RTS4_1	F	L
						DTTI0X_1]	
						MAD20_0		
						P1E		
						AN14		
80	70	-	48	E11	F11	ADTG_5	F	L
						FRCK0_1	_	
						MAD21_0		
						P1F]	
						ADTG_4]	
81	-	-	-	-	F10	TIOB6_2	E	1
						RTO05_1 (PPG04_1)		
						P27		
						TIOA6_2		
82	-	-	-	-	E13	RTO04_1 (PPG04_1)	E	К
						INT02_2	1	



		Pin	No				I/O circuit	Pin state
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	- Pin Name	type	type
						P26		
						TIOB5_0		
83	-	-	-	-	E12	SCK2_1 (SCL2_1)	E	1
						RTO03_1 (PPG02_1)		
						P25		
						TIOA5_0		
84	-	-	-	-	E11	SOT2_1 (SDA2_1)	E	1
						RTO02_1 (PPG02_1)		
						P24		
						SIN2_1		
85	-	-	-	-	E10	RTO01_1 (PPG00_1)	E	К
						INT01_2		
						P23		
						AN15		
						TIOA7_1		
86	71	57	49	D13	D13	SCK0_0 (SCL0_0)	F	L
						RTO00_1 (PPG00_1)		
		-				MAD22_0	_	
						P22		
						CROUT_0		
		58				AN16		
87	72	30	50	D12	D12	TIOB7_1	F	L
						SOT0_0 (SDA0_0)		
		-				ZIN1_1		
						P21		
		59				AN17		
88	73		51	C13	D11	SIN0_0	 - F	M
		-				BIN1_1	4	
		59				INT06_1		
		-				MAD23_0		
						P20	-	
90	74		52	C12	C12	AN18	F	M
89 7	14	- 52 C	C12 C1	C12	AIN1_1 INT05_0	 	М	
						MAD24_0		
90	75	60	53	A13	A13	VSS	_	-
91	76	61	54	B13	A12	VCC	-	-
-·		1 ~ .	₁ ~ .		ı - · · –	1	1	1



		Pin	No		D:	I/O circuit	Pin state	
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type
						P0E	<u></u>	
						TIOB5_2		
92	77	62	55	A12	B13	SCS6_1	 - L	1
32	' '	02		AIZ	D13	IC13_0		'
						S_CLK_0		
						MDQM1_0		
						P0D		
						TIOA5_2		
93	78	63	56	B11	C10	SCK6_1 (SCL6_1)	L	1
						IC12_0	_	
						S_CMD_0		
						MDQM0_0		
						P0C		
						TIOA6_1		
						SOT6_1	1.	
94	79	64	57	B10	A11	(SDA6_1)	_ L	1
						IC11_0		
						S_DATA1_0		
						MALE_0		
						P0B	_	
						TIOB6_1	_	
					5.40	SIN6_1	┧.	
95	80	65	58	A10	B10	IC10_0	_ L	K
						INT00_1		
						S_DATA0_0		
						MCSX0_0		
						P0A		
						SIN1_0		
96	81	66	59	A9	D9	FRCK1_0	- L	К
						INT12_2	<u> </u>	
						S_DATA3_0	<u> </u>	
						MCSX1_0		
		67				P09	<u> </u>	
						AN19	_	
		-				TRACEDO	<u> </u>	
97	82		60	B9	C9	TIOA3_2	М	N
		67				SOT1_0 (SDA1_0)		
						S_DATA2_0		
						MCSX5_0		
						P08		
						AN20		
						TRACED1		
98	83	-	61	C9	B9	TIOB3_2	F	N
						SCK1_0 (SCL1_0)		
						MCSX4_0	1	



		Pin	No			Pin Name	I/O circuit	Pin state
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type
						P07		
						AN21		
						TRACED2		
99	84	-	62	A8	A9	TIOA0_2	F	N O G G H G
						SCK7_0		
						(SCL7_0)		
						MCLKOUT_0		
						P06		
						AN22		
						TRACED3		
100	85	-	63	B8	D8	TIOB0_2	F	N
						SOT7_0		
						(SDA7_0)		
						MCSX3_0		
						P05	_	
						AN23	_	
						ADTG_0		
101	86	-	64	C8	C8	TRACECLK	F	0
						SIN7_0		
						INT01_1		
						MCSX2_0		
						P04	_	
102	87	68	65	C7	B8	TDO	E	G
						SWO		
						P03		
103	88	69	66	B7	D7	TMS	E	G
						SWDIO		
						P02	_	
104	89	70	67	C6	C7	TDI	E	Н
						MCSX6_0		
						P01	_	
105	90	71	68	A6	B7	TCK	E	G
						SWCLK		
						P00	4 _	
106	91	72	69	B6	D6	TRSTX	E	Н
						MCSX7_0		
107	92	-	70	A5	A7	VSS	-	-
						P68	-	
						TIOB7_2		
108	-	-	-	-	C6	SCK3_0	E	K
						(SCL3_0)	-	
						INT00_2		
						P67	4	
109	_	-	_	-	B6	TIOA7_2	E	1
						SOT3_0		
						(SDA3_0)		



		Pin	No			D: N	I/O circuit	Pin state	
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type	
						P66			
110	_	_	_	_	A6	ADTG_8	E	k	
110	_	_			Au	SIN3_0	_		
						INT11_2			
						P65			
111	_	_	_	_	D5	TIOB7_0	 - E		
111		_		_	D3	SCK5_1			
						(SCL5_1)			
						TIOA7_0			
112	_	_	_	_	C5		_ E	k	
112					00	SOT5_1 (SDA5_1)			
						INT10_2			
			_,			P63			
	93	73	71	C5		CROUT_1			
440	-	-	-	-	D.F.	SIN5_1]_		
113					B5	INT03_0	E	K	
	93	73	71	C5		S_CD_0			
						MWEX_0			
						P62			
						ADTG_3			
114	94	74	72	B5	C4	SIN5_0] - 	k	
114	94	14	12	B3	04	INT04_1		K	
						S_WP_0			
						MOEX_0			
						P61			
						TIOB2_2			
115	95	75	73	B4	B4	SOT5_0	E	1	
						(SDA5_0) RTCCO_0			
						SUBOUT 0			
						P60			
						TIOA2_2	_		
						SCK5_0			
116	96	76	74	В3	В3	(SCL5_0)	1	F	
			' '			NMIX	1		
						WKUP0			
						MRDY_0			
117	97	77	75	A4	A4	VCC	_	_	
118	98	78	76	A3	A3	P80	Н	R	
119	99	79	77	A2	A2	P81	Н	R	
	1	. •	1	1			1	1	



		Pin	No			Din Name	I/O circuit	Pin state
LQFP120	LQFP100	LQFP80	QFP100	BGA112	BGA144	Pin Name	type	type
120	100	80	78	A1	A1		-	-
-	-	-	-	A7	A5		-	-
-	-	-	-	B2	A8		-	-
-	-	-	-	B12	A10		-	-
-	-	-	-	C11	B2		-	-
-	-	-	-	H1	B11		-	-
-	-	-	-	N4	B12		-	-
-	-	-	-	M5	C3		-	-
-	-	-	-	N7	C11		-	-
-	-	-	-	L11	C13		-	-
-	-	-	-	A11	D4		-	-
-	-	-	-	M12	D10		-	-
-	-	-	-	M2	K1	VSS	-	-
-	-	-	-	-	K4		-	-
-	-	-	-	-	K10		-	-
-	-	-	-	-	L3		-	-
-	-	-	-	-	L5		-	-
-	-	-	-	-	L11		-	-
-	-	-	-	-	L13		-	-
-	-	-	-	-	M2		-	-
-	-	-	-	-	M4	-	-	-
-	-	-	-	-	M6		-	-
-	-	-	-	-	M7		-	-
-	-	-	-	-	M12		-	-
-	-	-	-	-	N6		-	-



List of pin functions

Pin					Pi	n No		
function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	ADTG_0		101	86	-	64	C8	C8
	ADTG_1		7	7	7	85	E1	E1
	ADTG_2		23	18	13	96	J1	J1
	ADTG_3		114	94	74	72	B5	C4
	ADTG_4	A/D converter external trigger input pin	81	-	-	-	-	F10
	ADTG_5		80	70	-	48	E11	F11
	ADTG_6		17	12	12	90	F3	G3
	ADTG_7		35	30	-	8	L3	M3
	ADTG_8		110	-	-	-	-	A6
	AN00		62	52	41	30	L13	L12
	AN01		63	53	42	31	L12	K12
	AN02		64	54	43	32	K13	K11
	AN03		65	55	44	33	K12	J12
	AN04		66	56	45	34	J13	J11
	AN05		67	57	46	35	J12	J10
	AN06		68	58	47	36	J11	H12
ADC	AN07		69	59	48	37	H12	H11
	AN08		74	64	53	42	H11	H10
	AN09		75	65	54	43	G12	G12
	AN10		76	66	55	44	G11	G11
,	AN11	A/D converter analog input pin.	77	67	56	45	F12	G10
	AN12	ANxx describes ADC ch.xx.	78	68	-	46	F11	F13
	AN13		79	69	-	47	E12	F12
	AN14		80	70	-	48	E11	F11
	AN15		86	71	57	49	D13	D13
	AN16		87	72	58	50	D12	D12
	AN17		88	73	59	51	C13	D11
	AN18		89	74	-	52	C12	C12
	AN19		97	82	67	60	B9	C9
	AN20		98	83	-	61	C9	B9
	AN21		99	84	-	62	A8	A9
	AN22		100	85	_	63	B8	D8
	AN23		101	86	-	64	C8	C8
	TIOA0_0		32	27	-	5	N2	N2
	TIOA0_1	Base timer ch.0 TIOA pin	24	19	14	97	J2	J2
Base Timer	TIOA0_2	Bass amor sins rie/(pin	99	84	-	62	A8	A9
0	TIOB0_0		37	32	22	10	L5	K5
	TIOB0_1	Base timer ch.0 TIOB pin	14	9	9	87	E3	F4
	TIOB0_2	Baccaminor office from pint	100	85	-	63	B8	D8
	TIOA1_0		33	28	_	6	N3	L2
	TIOA1_1	Base timer ch.1 TIOA pin	25	20	15	98	J3	J3
Base Timer	TIOA1_1	Dase liner ch.1 HOA pill	5	5	5	83	D1	D2
1	TIOB1_0		47	42	32	20	L7	L7
•	TIOB1_0	Base timer ch.1 TIOB pin	15	10	10	88	F1	G1
	TIOB1_1	Dase uner on a riob pill	6	6	6	84	D2	D3
	TIOA2_0		34	29	-	7	M3	N3
	TIOA2_0	Base timer ch.2 TIOA pin	26	21	16	99	K1	J4
Basa Timar	TIOA2_1	Dase uner on 2 HOA pill	116	96	76	74	B3	B3
Base Timer 2	TIOA2_2		48	43	33	21	L8	K7
_		Page timer of 2 TIOP sin						
	TIOB2_1	Base timer ch.2 TIOB pin	16	11	11	89	F2	G2
	TIOB2_2		115	95	75	73	B4	B4



D:					Pi	n No		
Pin function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	TIOA3_0		35	30	-	8	L3	M3
	TIOA3_1	Base timer ch.3 TIOA pin	27	22	17	100	K2	K2
Base Timer	TIOA3_2	7	97	82	67	60	В9	C9
3	TIOB3_0		49	44	34	22	M9	M8
	TIOB3_1	Base timer ch.3 TIOB pin	17	12	12	90	F3	G3
	TIOB3_2		98	83	-	61	C9	B9
	TIOA4_0		36	31	21	9	M4	L4
	TIOA4_1	Base timer ch.4 TIOA pin	28	23	18	1	L1	K3
Base Timer	TIOA4_2		51	-	-	-	-	K8
4	TIOB4_0		50	45	35	23	L9	L8
	TIOB4_1	Base timer ch.4 TIOB pin	18	13	-	91	G1	G4
	TIOB4_2		52	-	-	-	-	L9
	TIOA5_0		84	-	-	-	-	E11
	TIOA5_1	Base timer ch.5 TIOA pin	29	24	19	2	L2	L1
Base Timer	TIOA5_2		93	78	63	56	B11	C10
5	TIOB5_0		83	-	-	-	-	E12
	TIOB5_1	Base timer ch.5 TIOB pin	19	14	-	92	G2	H1
	TIOB5_2		92	77	62	55	A12	B13
	TIOA6_0		53	-	-	-	-	K9
	TIOA6_1	Base timer ch.6 TIOA pin	94	79	64	57	B10	A11
Base Timer	TIOA6_2		82	-	-	-	-	E13
6	TIOB6_0		54	-	-	-	-	M10
	TIOB6_1	Base timer ch.6 TIOB pin	95	80	65	58	A10	B10
	TIOB6_2		81	-	-	-	-	F10
	TIOA7_0		112	-	-	-	-	C5
	TIOA7_1	Base timer ch.7 TIOA pin	86	71	57	49	D13	D13
Base Timer	TIOA7_2		109	-	-	-	-	B6
7	TIOB7_0		111	-	-	-	-	D5
	TIOB7_1	Base timer ch.7 TIOB pin	87	72	58	50	D12	D12
	TIOB7_2		108	-	-	-	-	C6
	SWCLK	Serial wire debug interface clock input pin	105	90	71	68	A6	B7
	SWDIO	Serial wire debug interface data input / output pin	103	88	69	66	B7	D7
	SWO	Serial wire viewer output pin	102	87	68	65	C7	B8
	TCK	JTAG test clock input pin	105	90	71	68	A6	B7
	TDI	JTAG test data input pin	104	89	70	67	C6	C7
	TDO	JTAG debug data output pin	102	87	68	65	C7	B8
Debugger	TMS	JTAG test mode state input/output pin	103	88	69	66	B7	D7
	TRACECLK	Trace CLK output pin of ETM	101	86	-	64	C8	C8
	TRACED0		97	82	-	60	B9	C9
	TRACED1	Trace data output pin of ETM	98	83	-	61	C9	B9
	TRACED2		99	84	-	62	A8	A9
	TRACED3		100	85	-	63	B8	D8
	TRSTX	JTAG test reset Input pin	106	91	72	69	B6	D6



Dim					Pi	n No		
Pin function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	MAD00_0		27	22	17	100	K2	K2
	MAD01_0		28	23	18	1	L1	K3
	MAD02_0		29	24	19	2	L2	L1
	MAD03_0		47	42	32	20	L7	L7
	MAD04_0		48	43	33	21	L8	K7
	MAD05_0		49	44	34	22	M9	M8
	MAD06_0		50	45	35	23	L9	L8
	MAD07_0		62	52	41	30	L13	L12
	MAD08_0		63	53	42	31	L12	K12
	MAD09_0		64	54	43	32	K13	K11
	MAD10_0		65	55	44	33	K12	J12
External	MAD11_0		66	56	45	34	J13	J11
	MAD12_0	External bus interface address bus	67	57	46	35	J12	J10
Bus	MAD13_0		68	58	47	36	J11	H12
	MAD14_0		69	59	48	37	H12	H11
	MAD15_0		74	64	53	42	H11	H10
	MAD16_0		75	65	54	43	G12	G12
	MAD17_0		76	66	55	44	G11	G11
	MAD18_0		77	67	56	45	F12	G10
	MAD19_0		78	68	-	46	F11	F13
	MAD20_0		79	69	-	47	E12	F12
	MAD21_0		80	70	-	48	E11	F11
	MAD22_0		86	71	-	49	D13	D13
	MAD23_0		88	73	-	51	C13	D11
	MAD24 0	7	89	74	-	52	C12	C12



Pin								
function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	MCSX0_0		95	80	65	58	A10	B10
	MCSX1_0		96	81	66	59	A9	D9
	MCSX2_0		101	86	-	64	C8	C8
	MCSX3_0		100	85	-	63	B8	D8
	MCSX4_0	External bus interface chip select output pin	98	83	-	61	C9	B9
	MCSX5_0		97	82	67	60	B9	C9
	MCSX6_0	_	104	89	70	67	C6	C7
	MCSX7_0		106	91	72	69	B6	D6
	MCSX8_0		35	30	-	8	L3	M3
	MADATA00_0	_	2	2	2	80	C1	C1
	MADATA01_0		3	3	3	81	C2	C2
	MADATA02_0	_	4	4	4	82	C3	D1
	MADATA03_0	_	5	5	5	83	D1	D2
	MADATA04_0		6	6	6	84	D2	D3
	MADATA05_0		7	7	7	85	E1	E1
	MADATA06_0		8	8	8	86	E2	E2
	MADATA07_0	External bus interface data bus	9	9	9	87	E3	E3
	MADATA08_0	(Address / data multiplex bus)	10	10	10	88	F1	E4
	MADATA09_0	_	11	11	11	89	F2	F1
	MADATA10_0	_	12	12	12	90	F3	F2
External	MADATA11_0	_	13	13	-	91	G1	F3
Bus	MADATA12_0		14	14	-	92	G2	F4
	MADATA13_0		15	15	-	93	G3	G1
	MADATA14_0		16	16	-	94	H2	G2
	MADATA15_0		17	17	-	95	H3	G3
	MDQM0_0	External bus interface byte mask signal output	93	78	63	56	B11	C10
	MDQM1_0 MALE_0	External bus interface Address Latch enable	92	77 79	62 64	55 57	A12 B10	B13 A11
	MRDY 0	output signal for multiplex External bus interface external RDY input signal	116	96	76	74	B3	B3
	MCLKOUT 0	External bus interface external clock output pin	99	84	-	62	A8	A9
	WICEROUT_U	External bus interface external clock output pin External bus interface ALE signal to control	99	04	-	02	Ao	A9
	MNALE_0	NAND Flash output pin	18	-	-	-	-	G4
	MNCLE_0	External bus interface CLE signal to control NAND Flash output pin	19	-	-	-	-	H1
	MNREX_0	External bus interface read enable signal to control NAND Flash	21	-	-	-	-	H3
	MNWEX_0	External bus interface write enable signal to control NAND Flash	20	-	-	-	-	H2
	MOEX_0	External bus interface read enable signal for SRAM	114	94	74	72	B5	C4
	MWEX_0	External bus interface write enable signal for SRAM	113	93	73	71	C5	B5
	MSDCLK_0	SDRAM interface SDRAM clock output pin	23	18	-	96	J1	J1
	MSDCKE_0	SDRAM interface SDRAM clock enable pin	24	19	-	97	J2	J2
External Bus	MRASX_0	SDRAM interface SDRAM row address strobe pin	25	20	-	98	J3	J3
	MCASX_0	SDRAM interface SDRAM column address strobe pin	26	21	-	99	K1	J4
	MSDWEX_0	SDRAM interface SDRAM write enable pin	34	29	-	7	МЗ	N3



Din					Pi	n No		
function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	INT00_0		2	2	2	80	C1	C1
External	INT00_1	External interrupt request 00 input pin	95	80	65	58	A10	B10
	INT00_2		108	-	-	-	-	C6
	INT01_0		3	3	3	81	C2	C2
External Interrupt In	INT01_1	External interrupt request 01 input pin	101	86	-	64	C8	C8
	INT01_2		85	-	-	-	-	E10
	INT02_0		6	6	6	84	D2	D3
	INT02_1	External interrupt request 02 input pin	62	52	41	30	L13	L12
	INT02_2		82	-	-	-	-	E13
	INT03_0		113	93	73	71	C5	B5
	INT03_1	External interrupt request 03 input pin	65	55	44	33	K12	J12
	INT03_2		54	-	-	-	-	M10
	INT04_0		17	12	12	90	F3	G3
	INT04_1	External interrupt request 04 input pin	114	94	74	72	B5	C4
	INT04_2		10	-	-	-	-	E4
	INT05_0		89	74	-	52	C12	C12
	INT05 1	External interrupt request 05 input pin	75	65	54	43	G12	G12
	INT05_2		21	16	-	94	H2	H3
_	INT06 1		88	73	59	51	C13	D11
	INT06_2	External interrupt request 06 input pin	22	17	-	95	H3	H4
Interrupt	INT07 1		11	-	-	-	-	F1
	INT07_2	External interrupt request 07 input pin	7	7	7	85	E1	E1
	INT08_1		19	14	-	92	G2	H1
	INT08_2	External interrupt request 08 input pin	8	8	8	86	E2	E2
	INT09_1	F	20	15	-	93	G3	H2
	INT09_2	External interrupt request 09 input pin	15	10	10	88	F1	G1
	INT10_1	F	16	11	11	89	F2	G2
	INT10_2	External interrupt request 10 input pin	112	-	-	-	-	C5
	INT11_1	Fortune of the comment of the contract of the	50	45	35	23	L9	L8
	INT11_2	External interrupt request 11 input pin	110	-	-	-	-	A6
	INT12_1	Futamal interment required 40 insultation	32	27	-	5	N2	N2
	INT12_2	External interrupt request 12 input pin	96	81	66	59	A9	D9
	INT13_1	Futamal interment required 40 insultation	33	28	-	6	N3	L2
	INT13_2	External interrupt request 13 input pin	49	44	34	22	M9	M8
	INT14_1	Fortament intermed as consert 4.4 (consert of	68	58	47	36	J11	H12
	INT14_2	External interrupt request 14 input pin	53	-	-	-	-	K9
	INT15_1	Fortament intermed as conset 45 (constant	52	-	-	-	-	L9
	INT15_2	External interrupt request 15 input pin	14	9	9	87	E3	F4
	NMIX	Non-Maskable Interrupt input pin	116	96	76	74	В3	В3



Pin function	Pin name	Function description		Pin No						
			LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144		
	P00		106	91	72	69	B6	D6		
	P01		105	90	71	68	A6	B7		
	P02		104	89	70	67	C6	C7		
	P03		103	88	69	66	B7	D7		
	P04		102	87	68	65	C7	B8		
	P05		101	86	-	64	C8	C8		
	P06		100	85	-	63	B8	D8		
	P07	General-purpose I/O port 0	99	84	-	62	A8	A9		
	P08		98	83	-	61	C9	B9		
	P09		97	82	67	60	B9	C9		
	P0A		96	81	66	59	A9	D9		
	P0B		95	80	65	58	A10	B10		
	P0C		94	79	64	57	B10	A11		
	P0D		93	78	63	56	B11	C10		
	P0E		92	77	62	55	A12	B13		
	P10	General-purpose I/O port 1	62	52	41	30	L13	L12		
	P11		63	53	42	31	L12	K12		
	P12		64	54	43	32	K13	K11		
	P13		65	55	44	33	K12	J12		
GPIO	P14		66	56	45	34	J13	J11		
	P15		67	57	46	35	J12	J10		
	P16		68	58	47	36	J11	H12		
	P17		69	59	48	37	H12	H11		
	P18		74	64	53	42	H11	H10		
	P19		75	65	54	43	G12	G12		
	P1A		76	66	55	44	G11	G11		
	P1B		77	67	56	45	F12	G10		
	P1C		78	68	-	46	F11	F13		
	P1D		79	69	-	47	E12	F12		
	P1E		80	70	-	48	E11	F11		
	P1F		81	-	-	-	-	F10		
	P20		89	74	-	52	C12	C12		
	P21	General-purpose I/O port 2	88	73	59	51	C13	D11		
	P22		87	72	58	50	D12	D12		
	P23		86	71	57	49	D13	D13		
	P24		85	-	-	-	-	E10		
	P25		84	-	-	-	-	E11		
	P26		83	-	-	-	-	E12		
	P27		82	_	-	_	_	E13		



Pin	Pin name			Pin No						
function		Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144		
	P30		14	9	9	87	E3	F4		
	P31		15	10	10	88	F1	G1		
	P32		16	11	11	89	F2	G2		
	P33		17	12	12	90	F3	G3		
	P34		18	13	-	91	G1	G4		
	P35		19	14	-	92	G2	H1		
	P36		20	15	-	93	G3	H2		
	P37	0	21	16	-	94	H2	H3		
	P38	General-purpose I/O port 3	22	17	-	95	H3	H4		
	P39		23	18	13	96	J1	J1		
	P3A		24	19	14	97	J2	J2		
	P3B		25	20	15	98	J3	J3		
	P3C		26	21	16	99	K1	J4		
	P3D	- - -	27	22	17	100	K2	K2		
	P3E		28	23	18	1	L1	K3		
	P3F		29	24	19	2	L2	L1		
	P40	General-purpose I/O port 4	32	27	-	5	N2	N2		
	P41		33	28	-	6	N3	L2		
	P42		34	29	-	7	M3	N3		
	P43		35	30	-	8	L3	M3		
	P44		36	31	21	9	M4	L4		
GPIO	P45		37	32	22	10	L5	K5		
	P46		39	34	24	12	N5	N5		
	P47		40	35	25	13	N6	M5		
	P48		41	36	26	14	L6	L6		
	P49		42	37	27	15	M7	K6		
	P4B		47	42	32	20	L7	L7		
	P4C		48	43	33	21	L8	K7		
	P4D		49	44	34	22	M9	M8		
	P4E		50	45	35	23	L9	L8		
	P50	General-purpose I/O port 5	2	2	2	80	C1	C1		
	P51		3	3	3	81	C2	C2		
	P52		4	4	4	82	C3	D1		
	P53		5	5	5	83	D1	D2		
	P54		6	6	6	84	D2	D3		
	P55		7	7	7	85	E1	E1		
	P56		8	8	8	86	E2	E2		
	P57		9	-	-	-	-	E3		
	P58		10	_	-	_	_	E4		
	P59		11	_	_	-	_	F1		
	P5A		12	_	_	_	_	F2		
	P5B	1	13	_	_	_	_	F3		



Pin	Pin name		Pin No						
function		Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144	
	P60	General-purpose I/O port 6	116	96	76	74	B3	В3	
	P61		115	95	75	73	B4	B4	
	P62		114	94	74	72	B5	C4	
	P63		113	93	73	71	C5	B5	
	P64		112	-	-	-	-	C5	
	P65		111	-	-	-	-	D5	
	P66		110	-	-	-	-	A6	
	P67		109	-	-	-	-	B6	
	P68		108	-	-	-	-	C6	
GPIO	P70		51	-	-	-	-	K8	
	P71		52	-	-	-	-	L9	
	P72	General-purpose I/O port 7	53	-	-	-	-	K9	
	P73		54	-	-	-	-	M10	
	P74		55	-	-	-	-	L10	
	P80	General-purpose I/O port 8	118	98	78	76	A3	А3	
	P81		119	99	79	77	A2	A2	
	PE0	General-purpose I/O port E	56	46	36	24	M10	N10	
	PE2		58	48	38	26	N11	N11	
	PE3		59	49	39	27	N12	N12	
Multi- function Serial 0	SIN0_0	Multi-function serial interface ch.0 input pin	88	73	59	51	C13	D11	
	SIN0_1		65	55	44	33	K12	J12	
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).	87	72	58	50	D12	D12	
	SOT0_1 (SDA0_1)		66	56	45	34	J13	J11	
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SCL0 when it is used in an I ² C (operation mode 4).	86	71	57	49	D13	D13	
	SCK0_1 (SCL0_1)		67	57	46	35	J12	J10	
Multi- function Serial 1	SIN1_0	Multi function parial interface of 4 input nin	96	81	66	59	A9	D9	
	SIN1_1	Multi-function serial interface ch.1 input pin	62	52	41	30	L13	L12	
	SOT1_0 (SDA1_0)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4).	97	82	67	60	B9	C9	
	SOT1_1 (SDA1_1)		63	53	42	31	L12	K12	
	SCK1_0 (SCL1_0)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation modes 4) and as SCL1 when it is used in an I ² C (operation mode 4).	98	83	-	61	C9	В9	
	SCK1_1 (SCL1_1)		64	54	43	32	K13	K11	



Di	Pin name		Pin No						
Pin function		Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144	
	SIN2_0	Multi-function serial interface ch.2 input pin	53	-	-	-	-	K9	
	SIN2_1		85	-	-	-	-	E10	
	SIN2_2		68	58	47	36	J11	H12	
	SOT2_0	Mark of the following	5 4					1440	
	(SDA2_0)	Multi-function serial interface ch.2 output pin.	54	-	-	-	-	M10	
	SOT2_1	This pin operates as SOT2 when it is used in a	0.4		1			E44	
Multi- function	(SDA2_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I ² C (operation mode	84	-	-	-	-	E11	
Serial	SOT2_2		69	59	48	37	H12	H11	
2	(SDA2_2)	4).	09	59	40	31	ПІ	пп	
	SCK2_0		55	_	_	_		L10	
	(SCL2_0)	Multi-function serial interface ch.2 clock I/O pin.	55	-	-	-	_	LIU	
	SCK2_1	This pin operates as SCK2 when it is used in a	83	_	_	_	_	E12	
	(SCL2_1)	CSIO (operation modes 2) and as SCL2 when it is used in an I ² C (operation mode 4).	03	-	-	_	_	LIZ	
	SCK2_2		74	64	53	42	H11	H10	
	(SCL2_2)		74	04	55	72	11111		
	SIN3_0	Multi-function serial interface ch.3 input pin	110	-	-	-	-	A6	
	SIN3_1		15	10	10	88	F1	G1	
	SOT3_0	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	109	_	_	_	_	В6	
	(SDA3_0)		109	_	-	_	_	БО	
Multi- function	SOT3_1		16	11	11	89	F2		
Serial	(SDA3_1)							G2	
3									
	SCK3_0	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I ² C (operation mode 4).	108	_	_	_	_	C6	
	(SCL3_0)		100	_	_	_	_	00	
	SCK3_1		47	40	40			00	
	(SCL3_1)		17	12	12	90	F3	G3	
	SIN4_0		6	6	6	84	D2	D3	
	SIN4_1	Multi-function serial interface ch.4 input pin	75	65	54	43	G12	G12	
	SIN4 2		10	-	-	-	-	E4	
	SOT4_0	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I ² C (operation mode 4).		_	_				
	(SDA4_0)		5	5	5	83	D1	D2	
	SOT4_1								
	(SDA4_1)		76	66	55	44	G11	G11	
	SOT4_2		44					-4	
	(SDA4_2)		11	-	-	-	-	F1	
Multi- function	SCK4_0	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a CSIO (operation modes 2) and as SCL4 when it is used in an I ² C (operation mode 4).	,		4	00	00	D4	
Serial 4	(SCL4_0)		4	4	4	82	C3	D1	
	SCK4_1		77	67		45	E40	040	
	(SCL4_1)		77	67	56	45	F12	G10	
	SCK4_2		12	_	-	_	_	F2	
	(SCL4_2)		12	-	_			1-2	
	CTS4_0	Multi-function serial interface ch.4 CTS input pin	2	2	2	80	C1	C1	
	CTS4_1		78	68	-	46	F11	F13	
	CTS4_2		13	-	-	-	-	F3	
	RTS4_0		3	3	3	81	C2	C2	
	RTS4_1	Multi-function serial interface ch.4 RTS output pin	79	69	-	47	E12	F12	
	RTS4_2		14	9	9	87	E3	F4	



D:					Pi	n No		
Pin function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	SIN5_0		114	94	74	72	B5	C4
	SIN5_1	Multi-function serial interface ch.5 input pin	113	-	-	-	-	B5
	SIN5_2		20	15	-	93	G3	H2
	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin.	115	95	75	73	B4	B4
Multi- function	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode	112	-	-	ı	-	C5
Serial 5	SOT5_2 (SDA5_2)	4).	21	16	-	94	H2	НЗ
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin.	116	96	76	74	В3	В3
	SCK5_1 (SCL5_1)	This pin operates as SCK5 when it is used in a CSIO (operation modes 2) and as SCL5 when it	111	-	-	-	-	D5
	SCK5_2 (SCL5_2)	is used in an I ² C (operation mode 4).	22	17	-	95	НЗ	H4
	SIN6_0	Multi-function serial interface ch.6 input pin	7	7	7	85	E1	E1
	SIN6_1	Multi-function serial interface ch.o input pin	95	80	65	58	A10	B10
	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	8	8	8	86	E2	E2
Multi- function	SOT6_1 (SDA6_1)	SDA6 when it is used in an I ² C (operation mode 4).	94	79	64	57	B10	A11
Serial 6	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a	9	-	-	-	-	E3
	SCK6_1 (SCL6_1)	CSIO (operation modes 2) and as SCL6 when it is used in an I ² C (operation mode 4).	93	78	63	56	B11	C10
	SCS6_1	Multi-function serial interface ch.6 serial chip select pin	92	77	62	55	A12	B13
	SIN7_0		101	86	-	64	C8	C8
	SIN7_1	Multi-function serial interface ch.7 input pin	50	45	35	23	L9	L8
	SOT7_0 (SDA7_0)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as	100	85	-	63	B8	D8
Multi- function	SOT7_1 (SDA7_1)	SDA7 when it is used in an I ² C (operation mode 4).	49	44	34	22	M9	M8
Serial 7	SCK7_0 (SCL7_0)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a	99	84	-	62	A8	A9
	SCK7_1 (SCL7_1)	CSIO (operation modes 2) and as SCL7 when it is used in an I ² C (operation mode 4).	48	43	33	21	L8	K7
	SCS7_1	Multi-function serial interface ch.7 serial chip select pin	47	42	32	20	L7	L7



Pin					Pi	n No		
function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	DTTI0X_0	Input signal controlling wave form generator outputs RTO00 to RTO05 of Multi-function timer	23	18	13	96	J1	J1
	DTTI0X_1	0.	79	69	-	47	E12	F12
	FRCK0_0		18	13	-	91	G1	G4
	FRCK0_1	16-bit free-run timer ch.0 external clock input pin	80	70	-	48	E11	F11
	FRCK0_2		62	52	41	30	L13	L12
	IC00_0		22	17	-	95	H3	H4
	IC00_1		75	65	54	43	G12	G12
	IC00_2		63	53	42	31	L12	K12
	IC01_0	16-bit input capture ch.0 input pin of Multi- function timer 0. ICxx describes channel number.	21	16	-	94	H2	H3
	IC01_1		76	66	55	44	G11	G11
	IC01_2		64	54	43	32	K13	K11
	IC02_0		20	15	-	93	G3	H2
	IC02_1	— IOXX describes charmer number.	77	67	56	45	F12	G10
	IC02_2		65	55	44	33	K12	J12
	IC03_0		19	14	-	92	G2	H1
	IC03_1		78	68	-	46	F11	F13
	IC03_2		66	56	45	34	J13	J11
Multi- function	RTO00_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0.	24	19	14	97	J2	J2
Timer	RTO00_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	86	71	57	49	D13	D13
0	RTO01_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0.	25	20	15	98	J3	J3
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output modes.	85	-	-	-	-	E10
	RTO02_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0.	26	21	16	99	K1	J4
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	84	-	-	-	-	E11
	RTO03_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0.	27	22	17	100	K2	K2
	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output modes.	83	-	-	-	-	E12
	RTO04_0 (PPG04_0)	Wave form generator output pin of Multi-function timer 0.	28	23	18	1	L1	КЗ
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	82	-	-	-	-	E13
	RTO05_0 (PPG04_0)	Wave form generator output pin of Multi-function timer 0.	29	24	19	2	L2	L1
	RTO05_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output modes.	81	-	-	-	-	F10



Din					Pi	n No		
Pin function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	DTTI1X_0	Input signal controlling wave form generator outputs RTO10 to RTO15 of Multi-function timer	8	8	8	86	E2	E2
	DTTI1X_1	1.	55	-	-	-	-	L10
	FRCK1_0	16-bit free-run timer ch.1 external clock input pin	96	81	66	59	A9	D9
	FRCK1_1	To-bit free-ruit timer cri. r external clock input pin	50	45	35	23	L9	L8
	IC10_0		95	80	65	58	A10	B10
	IC10_1		54	-	-	-	-	M10
	IC11_0	16-bit input capture ch.1 input pin of Multi-	94	79	64	57	B10	A11
	IC11_1	function timer 1.	53	-	-	-	-	K9
	IC12_0	ICxx describes channel number.	93	78	63	56	B11	C10
	IC12_1	_	52	-	-	-	-	L9
	IC13_0		92	77	62	55	A12	B13
	IC13_1 RTO10_0	Wave form generator output pin of Multi-function	51	-	-	-	-	K8
	(PPG10_0)	timer 1.	2	2	2	80	C1	C1
Multi-	RTO10_1 (PPG10_1)	This pin operates as PPG10 when it is used in PPG1 output modes.	32	27	-	5	N2	N2
function Timer	RTO11_0 (PPG10_0)	Wave form generator output pin of Multi-function timer 1.	3	3	3	81	C2	C2
1	RTO11_1 (PPG10_1)	This pin operates as PPG10 when it is used in PPG1 output modes.	33	28	-	6	N3	L2
	RTO12_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1.	4	4	4	82	C3	D1
	RTO12_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	34	29	-	7	M3	N3
	RTO13_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1.	5	5	5	83	D1	D2
	RTO13_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG1 output modes.	35	30	-	8	L3	МЗ
	RTO14_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1.	6	6	6	84	D2	D3
	RTO14_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	36	31	21	9	M4	L4
	RTO15_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1.	7	7	7	85	E1	E1
	RTO15_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG1 output modes.	37	32	22	10	L5	K5
	AIN0_0		24	19	14	97	J2	J2
	AIN0_1	QPRC ch.0 AIN input pin	51	-	-	-	-	K8
Quadrature	AIN0_2	<u> </u>	2	2	2	80	C1	C1
Position/	BIN0_0		25	20	15	98	J3	J3
Revolution	BIN0_1	QPRC ch.0 BIN input pin	52	-	-	-	-	L9
Counter	BIN0_2		3	3	3	81	C2	C2
0	ZIN0_0		26	21	16	99	K1	J4
	ZIN0_1	QPRC ch.0 ZIN input pin	53	-	-	-	-	K9
	ZIN0_2		4	4	4	82	C3	D1
	AIN1_0		10	-	-	-	-	E4
	AIN1_1	QPRC ch.1 AIN input pin	89	74	-	52	C12	C12
Quadrature	AIN1_2		48	43	33	21	L8	K7
Position/	BIN1_0	ODDC sh 4 DIN input nic	11	72	-		- 010	F1
Revolution	BIN1_1	QPRC ch.1 BIN input pin	88	73		51	C13	D11
Counter 1	BIN1_2		49 12	44	34	22	M9	M8 F2
	ZIN1_0 ZIN1_1	QPRC ch.1 ZIN input pin	87	72	-	50	D12	D12
	ZIN1_1 ZIN1_2	Qi NO Gil. i Ziiv iriput pili	50	45	35	23	L9	L8
	<u> </u>	1	JU	40	JJ	رع ا	LJ	LO



Pin					Pi	n No		
function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
	RTCCO_0		115	95	75	73	B4	B4
	RTCCO_1	0.5 seconds pulse output pin of Real-time clock	64	54	43	32	K13	K11
5 12 1	RTCCO_2		23	18	13	96	J1	J1
Real-time clock	SUBOUT_0		115	95	75	73	B4	B4
	SUBOUT_1	Sub clock output pin	64	54	43	32	K13	K11
	SUBOUT_2		23	18	13	96	J1	J1
_	WKUP0	Deep standby mode return signal input pin 0	116	96	76	74	В3	В3
Low-Power	WKUP1	Deep standby mode return signal input pin 1	14	9	9	87	E3	F4
Consumption	WKUP2	Deep standby mode return signal input pin 2	50	45	35	23	L9	L8
Mode	WKUP3	Deep standby mode return signal input pin 3	69	59	48	37	H12	H11
	DA0	D/A converter ch.0 analog output pin	36	31	21	9	M4	L4
DAC	DA1	D/A converter ch.1 analog output pin	37	32	22	10	L5	K5
	VREGCTL	On-board regulator control pin	41	36	26	14	L6	L6
VBAT	VWAKEUP	The return signal input pin from a hibernation state	42	37	27	15	M7	K6
	S_CLK_0	SD memory card interface SD memory card clock output pin	92	77	62	55	A12	B13
	S_CMD_0	SD memory card interface SD memory card command output	93	78	63	56	B11	C10
	S DATA1 0		94	79	64	57	B10	A11
	S_DATA0_0	SD memory card interface	95	80	65	58	A10	B10
SD I/F	S_DATA3_0	SD memory card data bus	96	81	66	59	A9	D9
	S_DATA2_0		97	82	67	60	B9	C9
	S_CD_0	SD memory card interface SD memory card detection pin	113	93	73	71	C5	B5
	S_WP_0	SD memory card interface SD memory card write protection	114	94	74	72	B5	C4
Reset	INITX	External Reset Input pin. A reset is valid when INITX = "L".	38	33	23	11	M6	N4
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1 = "L" must be input.	56	46	36	24	M10	N10
Mode	MD0	Mode 0 pin. During normal operation, MD0 = "L" must be input. During serial programming to Flash memory, MD0 = "H" must be input.	57	47	37	25	M11	M11
			1	1	1	79	B1	B1
			31	26	-	4	M1	M1
Dower	vcc	Dower aupply Din	46	41	31	19	M8	M9
Power	VCC	Power supply Pin	61	51	-	29	M13	M13
			91	76	61	54	B13	A12
			117	97	77	75	A4	A4




D:			Pin No					
Pin function	Pin name	Function description	LQFP 120	LQFP 100	LQFP 80	QFP 100	BGA 112	BGA 144
			107	92	-	70	A5	A7
			30	25	20	3	N1	N1
			45	40	30	18	N10	N9
			60	50	40	28	N13	N13
			90	75	60	53	A13	A13
			120	100	80	78	A1	A1
			-	-	-	-	A7	A5
			-	-	-	-	B2	A8
			-	-	-	-	B12	A10
			-	-	-	-	C11	B2
			-	-	-	-	H1	B11
			-	-	-	-	N4	B12
GND	VSS	GND Pin	-	-	-	-	M5	C3
			-	-	-	-	N7	C11
			-	-	-	-	L11	C13
			-	-	-	-	A11	D4
			-	-	-	-	M12	D10
			-	-	-	-	M2	K1
			-	-	-	-	-	K4
			-	-	-	-	-	K10
			-	-	-	-	-	L3
			-	-	-	-	-	L5
			-	-	-	-	-	L11
			-	-	-	-	-	L13
			-	-	-	-	-	M2
			-	-	-	-	-	M4
			-	-	-	-	-	M6
GND	VSS	GND Pin	-	-	-	-	-	M7
			_	-	-	-	-	M12
			-	-	-	-	-	N6
	X0	Main clock (oscillation) input pin	58	48	38	26	N11	N11
	X1	Main clock (oscillation) I/O pin	59	49	39	27	N12	N12
	X0A	Sub clock (oscillation) input pin	39	34	24	12	N5	N5
Clock	X1A	Sub clock (oscillation) I/O pin	40	35	25	13	N6	M5
	CROUT_0	· ·	87	72	58	50	D12	D12
	CROUT_1	Built-in high-speed CR-osc clock output port	113	93	73	71	C5	B5
ADC	AVCC	A/D converter and D/A converter	70	60	49	38	H13	K13
ADC Power	AVRL	analog power supply pin	72	62	51	40	F13	H13
I OWEI	AVRH	A/D converter analog reference voltage input pin A/D converter analog reference voltage input pin		63	52	41	E13	G13
	AVINT	VBAT power supply pin.	73	US	32	41	EIS	913
VBAT Power	VBAT	Backup power supply (battery etc.) and system power supply.	43	38	28	16	N8	N7
ADC GND	AVSS	A/D converter and D/A converter GND pin	71	61	50	39	G13	J13
C pin	С	Power supply stabilization capacity pin	44	39	29	17	N9	N8

Note:


 While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.




5. I/O Circuit Type
























Type	Circuit	Remarks
0	P-ch Pull-up resistor control Digital output	 CMOS level output CMOS level hysteresis input 5 V tolerant Pull-up resistor control Pull-up resistor: approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA Available to control of PZR register (pseudo-open drain control)
	Digital output R Digital output Digital input	 For PZR registers, refer to GPIO in the "FM4 Family Peripheral Manual Main Part (002-04856)". For I/O setting, refer to VBAT Domain in the FM4 Family Peripheral Manual Main Part (002-04856).
P	P-ch Pull-up resistor control Digital output	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA For I/O setting, refer to VBAT Domain in the Peripheral Manual
	N-ch Digital output R Digital input Standby mode control	







6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame
 - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each POWER pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between VCC and VSS near this device.

Power supply pins

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the VCC power supply voltage. As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard VCC value, and the transient fluctuation rate does not exceed 0.1 V/µs at a momentary fluctuation such as switching the power supply.

Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption.

The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

Surface mount type

Size: More than 3.2 mm x 1.5 mm Load capacitance: Approximately 6 pF to 7 pF


Lead type

Load capacitance: Approximately 6 pF to 7 pF

Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.





Handling when using Multi-function serial pin as I²C pin


If it is using the multi-function serial pin as I²C pins, P-ch transistor of digital output is always disabled.

However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time. The device operates normally after all power on.

VBAT only Power-on is possible when VBAT and VCC turns Power-on and Hibernation control is setting and then VCC turns Power-off. About Hibernation control, see Chapter 7-2: VBAT Domain(A) in FM4 Family Peripheral Manual Main Part(002-04856). If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS.

 $Turning \ on: \ VBAT \to VCC$

 $VCC \rightarrow AVCC \rightarrow AVRH$

Turning off: $AVRH \rightarrow AVCC \rightarrow VCC$

 $\mathsf{VCC} \to \mathsf{VBAT}$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.




Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.

Adjoining wiring on circuit board

If wiring of the crystal oscillation circuit X1A adjoins and also runs in parallel with the wiring of P48/VREGCTL, there is a possibility that the oscillation erroneously counts because X1A has noise with the change of P48/VREGCTL. Keep as much distance as possible between both wirings and insert the ground pattern between them in order to avoid this possibility.




Handling when using debug pins

When debug pins(TDO/TMS/TDI/TCK/TRSTX or SWO/SWDIO/SWCLK) are set to GPIO or other peripheral functions, only set them as output, do not set them as input.



8. Block Diagram



^{*:} For the MB9BF166M, MB9BF167M and MB9BF168M, ETM is not available.



9. Memory Size

See "Memory size" in "Product Lineup" to confirm the memory size.

10. Memory Map

Memory Map (1)

				,-	Peripherals Area
				0x41FF_FFFF	
				İ	Reserved
				0x4007_0000	
				0x4006_F000	GPIO
				0x4006_E000	SD-Card I/F
				! -	
				; !	
	0xFFFF_FFFF		1 :	!	Reserved
		Reserved	l i	0x4006_2000	
	0xE010_0000	reserved	l i	0x4006_1000	DSTC
	0XE010_0000	Cortex-M4 Private	1 !		
	0 5000 0000		l :	0x4006_0000	DMAC
	0xE000_0000	Peripherals	-		D
			1 :		Reserved
			i	0x4004_0000	
				0x4003_F000	EXT-bus I/F
		External Device			Reserved
		Area		0x4003_C800	
				0x4003_C100	Peripheral Clock Gating
			!	0x4003_C000	Low Speed CR Prescale
	0x6000_0000]	0x4003_B000	RTC/Port Ctrl
			1	0x4003_A000	Watch Counter
		Reserved	I :	0x4003_9000	CRC
	0x4400_0000		İ	0x4003_8000	MFS
	_	32 Mbytes	1 :	_	Reserved
	0x4200_0000	Bit band alias	į	0x4003_6000	
			·'	0x4003_5000	LVD/DS mode
		Peripherals		0x4003_4000	Reserved
	0x4000_0000			0x4003_3000	D/AC
			,	0x4003_2000	Reserved
		Reserved	į	0x4003_1000	Int-Req.Read
	0x2400_0000	110001100	\	0x4003_1000	EXTI
	0,2400_0000	32 Mbytes	†	0x4003_0000 0x4002_F000	Reserved
	0x2200_0000	Bit band alias		0x4002_F000	CR Trim
	0,2200_0000	Dit band alias	1 1	0X4002_L000	CK IIIII
		Decembed	1	04000 0000	Reserved
	0 0040 0000	Reserved	l i	0x4002_8000	A/DO
	0x2010_0000	\\/ o # \C \- 1/C	\	0x4002_7000	A/DC
	0x200E_0000	WorkFlash I/F	1	0x4002_6000	QPRC
	0x200C_0000	WorkFlash	1	0x4002_5000	Base Timer
		Reserved		0x4002_4000	PPG
	0x2004_8000	00/110	1	0 4000 00	Reserved
1	0x2004_0000	SRAM2	4	0x4002_2000	
Coo "•Momon/Mon (2)"	0x2003_8000	SRAM1	1	0x4002_1000	MFT Unit1
See "●Memory Map (2)"	0x2000_0000	Reserved	1	0x4002_0000	MFT Unit0
for the memory size	0x1FFF_0000	SRAM0	1 1		Reserved
details.	0x0050_0000	Reserved	1 1	0x4001_6000	
1	0x0040_0000	Security/CR Trim		0x4001_5000	Dual Timer
			I '		Reserved
		MainFlash		0x4001_3000	
	00000 0000			0x4001_2000	SW WDT
	0x0000_0000 _		J	0x4001_1000	HW WDT
				0x4001_0000	Clock/Reset
				i	Reserved
				0x4000_1000	
				0x4000_0000	MainFlash I/F



Memory Map (2)

	MB9BF168M/N/R		MB9BF167M/N/R		MB9BF166M/N/F
0x2008_0000	Reserved	0x2008_0000	Reserved	0x2008_0000	Reserved
0x200C_8000	WorkFlash	0x200C_8000	WorkFlash	0x200C_8000	WorkFlash
0x200C_0000		0x200C_0000		0x200C_0000	
0x2004_8000	Reserved		Reserved		Reserved
	SRAM2	0x2004_6000		0x2004_4000	
	32 Kbytes		SRAM2 24 Kbytes		SRAM2
0x2004_0000		0x2004_0000		0x2004_0000	16 Kbytes SRAM1
	SRAM1 32 Kbytes	0x2003_A000	SRAM1 24 Kbytes	0x2003_C000	
0x2003_8000			Reserved		Reserved
0x2000_0000	Reserved	0x2000_0000		0x2000_0000	
_	SRAM0		SRAM0	0x1FFF_8000	SRAM0
0.4555 0000	64 Kbytes	0x1FFF_4000	48 Kbytes	0.1111 _0000	32 Noytes
0x1FFF_0000	Reserved		Reserved		Reserved
0x0050_0000		0x0050_0000		0x0050_0000	
0x0040_2000 0x0040_0000		0x0040_2000 0x0040_0000		0x0040_2000 0x0040_0000	¥
0.00040_0000	Reserved	0.0040_0000	Occurry	0.00040_0000	Cecunty
0x0010_0000			Reserved		
		0x000C_0000			Reserved
	MainFlash			0x0008_0000	
	1 Mbytes		MainFlash 768 Kbytes		MainFlash 512 Kbytes
0x0000_0000		0x0000_0000		0x0000_0000	312 Nuyles



Peripheral Address Map

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	ALID	MainFlash I/F register
0x4000 1000	0x4000 FFFF	AHB	Reserved
0x4001 0000	0x4001 0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	4000	Software Watchdog timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_1FFF		Multi-function timer unit1
0x4002_2000	0x4003_FFFF		Reserved
0x4002 4000	0x4002 4FFF		PPG
0x4002 5000	0x4002 5FFF	A DD4	Base Timer
0x4002_6000	0x4002_6FFF	APB1	Quadrature Position/Revolution Counter
0x4002 7000	0x4002 7FFF		A/D Converter
0x4002 8000	0x4002 DFFF		Reserved
0x4002 E000	0x4002 EFFF		Internal CR trimming
0x4002 F000	0x4002 FFFF		Reserved
0x4003 0000	0x4003 0FFF		External Interrupt Controller
0x4003 1000	0x4003 1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_4FFF		Reserved
0x4003_3000	0x4003_3FFF		D/A Converter
0x4003_4000	0x4003_4FFF		Reserved
0x4003 5000	0x4003 57FF		Low Voltage Detector
0x4003_5800	0x4003_5FFF		Deep standby mode Controller
0x4003_6000	0x4003_7FFF	ADDO	Reserved
0x4003_8000	0x4003_8FFF	APB2	Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003 A000	0x4003 AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		RTC/Port Ctrl
0x4003_C000	0x4003_C0FF		Low-speed CR Prescaler
0x4003_C100	0x4003_C7FF		Peripheral Clock Gating
0x4003_C800	0x4003_EFFF		Reserved
0x4003_F000	0x4003_FFFF		External Memory interface
0x4004_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF		DMAC register
0x4006_1000	0x4006_3FFF		DSTC register
0x4006_4000	0x4006_DFFF	AHB	Reserved
0x4006_E000	0x4006_EFFF	AND	SD-Card I/F
0x4006_F000	0x4006_FFFF		GPIO
0x4006_7000	0x41FF_FFFF		Reserved
0x200E_0000	0x200E_FFFF		WorkFlash I/F register



11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX = 0

This is the period when the INITX pin is the "L" level.

■INITX = 1

This is the period when the INITX pin is the "H" level.

■SPL = 0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "0".

■SPL = 1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "1".

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

■Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■Setting disabled

Indicates that the setting is disabled.

■Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.

■Trace output

Indicates that the trace function can be used.

■GPIO selected

In Deep standby mode, pins switch to the general-purpose I/O port.

■ Setting prohibition

Prohibition of a setting by specification limitation.



List of Pin Status

Pin status type	Function group	Power-on reset or low- voltage detection state	r low- rige input state state state		mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state			
Pin s		Power supply unstable			supply			Power sta	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1	INIT	X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
Α	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
В	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*1, Hi-Z / Internal input fixed at "0"					
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	GPIO selected	Hi-Z / Input enabled	GPIO selected



Function group	Power-on reset or low- voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	RTC mode, or mode or Deep sta		Deep standby RTC mode or Deep standby STOP mode state	
	Power supply unstable	Power supply stable		Power supply stable	Power supply stable			Power supply stable	
	-	INITX = 0	INITX = 1	INITX = 1		1			INITX = 1
	-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state		Hi-7 /	GPIO
Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal	WKUP input enabled	WKUP input enabled	selected
GPIO selected		enabled	enabled			at "0"			Maintain previous state
JTAG selected		Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
Resource selected	Hi-7	Hi-Z /	Hi-Z /	Maintain	Maintain	Hi-Z / Internal	GPIO selected	Hi-Z / Internal	GPIO
GPIO selected	4	enabled	enabled	state	state	input fixed at "0"	input fixed at "0"	input fixed at "0"	selected
Analog output selected	Setting disabled	Setting disabled	Setting disabled	Maintain	*2	*3	GPIO	Hi-Z /	
Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Internal input fixed at "0"	Internal input fixed at "0"	GPIO selected
	Resource other than above selected GPIO selected GPIO selected JTAG selected GPIO selected Resource other than above selected GPIO selected Resource other than above selected GPIO selected Resource selected GPIO selected Resource selected GPIO selected Resource selected GPIO selected Resource selected GPIO selected	Function group Power supply unstable	Function group Power supply unstable INITX input state Power supply unstable INITX input state Power supply unstable INITX input state Power supply unstable INITX = 0 INITX input enabled INITX input enabled Setting disabled Hi-Z / Input enabled Pull-up / Input enabled INITX input enabled Setting disabled Setting disabled Setting disabled GPIO selected Resource other than above selected Resource selected Analog output selected Analog output selected Resource other than above selected Analog output selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Resource other than above selected Init Z / Input enabled	Function group Power supply unstable INITX input state Power supply unstable INITX = 0 INITX = 0 INITX = 1 INITX = 0 INITX = 1 INITX = 0 INITX = 1 Input enabled Input enabled Input enabled INITX = 1 Input enabled Input enabled Input enabled INITX = 1 Input enabled Input enabled INITX = 1 INITX = 1 INITX = 1 Input enabled INITX = 1 INITX = 1 Input enabled Input enabled INITX = 1 INITX = 1 Input enabled INITX = 1 INITX = 1 Input enabled Input enabled INITX = 1 INITX = 1 INITX = 1 Input enabled INITX = 1 Input enabled Input enabled INITX = 1 Input enabled INITX = 1 I	Function group Power supply unstable - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 INITX = 1 - INITX = 0 INITX = 1 - INITX = 0 INITX = 1 - INITX = 0 INITX = 1 - INITX = 0 INITX = 1 - INITX = 0 INITX = 1 - INITX = 0 INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 - INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 Input enabled Gradian extension extens	Function group Power supply unstable - INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX = 1 INITX	Function group Function group Power supply unstable - INITX = 0 INITX = 1 INITX = 1 INITX = 1 INITX = 1 SPL = 0 SPL = 1 NMIX selected Resource other than above selected GPIO selected GPIO selected GPIO selected Hi-Z Pull-up / Input enabled GPIO glashed JTAG selected Hi-Z Pull-up / Input enabled GPIO selected Hi-Z Pull-up / Input enabled GPIO selected Fesource other than above selected GPIO selected Finance previous state JTAG selected GPIO selected Hi-Z Pull-up / Input enabled GPIO selected Finance previous state Setting disabled Setting disabled Setting disabled Setting disabled Finance previous state Maintain previous state Maintain previous state Maintain previous state Hi-Z Hi-Z Input enabled Finance previous state Maintain previous state Maintain previous state Hi-Z Input enabled Finance previous state Hi-Z Input enabled Finance previous state Maintain previous state Maintain previous state Hi-Z Input enabled Finance previous state Maintain previous state Hi-Z Input enabled Finance previous state Maintain previous state Maintain previous state Hi-Z Input enabled Finance previous state Maintain previous state Hi-Z Input enabled Finance previous state Maintain previous state Hi-Z Input enabled Finance previous state Maintain previous state Hi-Z Internal input fixed at "0" Hi-Z Internal input fixed at "0" Analog output selected Analog output selected Finance previous state Hi-Z Hi-Z Hi-Z Input enabled Finance previous state Hi-Z Internal input fixed at "0" Hi-Z Internal input fixed at "0" Hi-Z Internal input fixed at "0"	Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function group Function grou	Function group Power supply unstable Power supply stable P



Pin status type	Function group	Power-on reset or low- voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	TIMER mode, RTC mode, or STOP mode state Deep standby R mode or Deep star STOP mode state		eep standby	Return from Deep standby mode state	
Pin s		elinniv i		Power supply stable		Power supply stable		Power sta	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1 SPL = 0		INIT	INITX = 1	
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	- Maintain	Maintain	Maintain previous state	GPIO selected	SPL = 1 Hi-Z /	
K	Resource othe than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	previous state	previous Internal Intern		Internal input fixed at "0"	GPIO selected	
L	Analog input selected	Hi-Z	Hi-Z / Internal input fixedat "0" / Analog input enabled	Hi-Z / Internal input fixedat "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
M	External interrupt enabled selected Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected



Pin status type	Function group	Power-on reset or low- voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	t mode, ode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin		Power supply unstable	Power supply stable		Power supply stable		supply ible	Power sta	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INITX = 1			X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
N	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at"0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled					
	Trace selected						Trace	GPIO		
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled					
0	Trace selected						Trace output			
	External interrupt enabled selected	Setting	Setting	Setting	Maintain previous	Maintain previous	Maintain previous state	GPIO selected	Hi-Z / Internal	GPIO
	Resource other than above selected GPIO selected	disabled	disabled	disabled	state	state	Hi-Z / Internal input fixed at "0"	input fixed at "0"	input fixed at "0"	selected



Pin status type	Function group	Power-on reset or low- voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	t mode, lode, or ode state	mode or De	ndby RTC eep standby ode state	Return from Deep standby mode state
Pin 8		Power supply unstable		supply ble	Power supply stable	Power supply stable		Power sta	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1		X = 1		X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Analog input selected	Hi-Z	Hi-Z / Internal input fixedat "0" / Analog input enabled	Hi-Z / Internal input fixedat "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled					
P	WKUP enabled					Majorajo	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	WKUP enabled	Setting	Setting	Setting			Maintain previous	WKUP input enabled	Hi-Z / WKUP input enabled	
Q	External interrupt enabled selected	disabled	disabled	disabled	Maintain previous state	Maintain previous state	state	GPIO selected	Hi-Z /	GPIO selected
	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled			Hi-Z / Internal input fixed at "0"	Internal input fixed at "0"	input fixed at "0"	
R	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected

^{*1:} Oscillation is stopped at Sub timer mode, sub CR timer mode, RTC mode, STOP mode, Deep standby RTC mode, and Deep standby STOP mode.

^{*2:} Maintain previous state at timer mode. GPIO selected Internal input fixed at "0" at RTC mode, STOP mode.

^{*3:} Maintain previous state at timer mode. Hi-Z/Internal input fixed at "0" at RTC mode, STOP mode.



List of VBAT Domain Pin Status

pin status type	Function group	Power- on reset*1	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, ode, or ode state	RTC mod standb	standby le or Deep y STOP e state	Return from Deep standby mode state	VBAT RTC mode state	Return from VBAT RTC mode state
VBAT р		Power supply stable		Power supply stable		supply ible	Power supply stable		Power supply stable	Power supply stable	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1	INIT	X = 1	INITX = 1	-	-
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-	-	-
	GPIO selected	Setting disabled	Maintain Previous state	Maintain Previous state	Maintain previous state	Maintain previous state	Maintain Previous state	Maintain Previous state	Maintain Previous state	Maintain Previous state	Setting prohibition	-
S	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Maintain previous state	Maintain previous state
	GPIO selected	Setting disabled	Maintain Previous state	Maintain Previous state	Maintain previous state	Maintain previous state	Maintain Previous state	Maintain Previous state	Maintain Previous state	Maintain Previous state	Setting prohibition	-
Т	External sub clock input selected	Setting disabled	Maintain Previous state	Maintain Previous state	Maintain previous state	Maintain previous state	Maintain Previous state	Maintain previous state	Maintain Previous state	Maintain previous state	Maintain previous state	Maintain previous state
	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Maintain Previous state	Maintain Previous state	Maintain previous state	Maintain previous state/When oscillation stops, Hi-Z*2	Maintain previous state/When oscillation stops, Hi-Z*2	Maintain previous state/When oscillation stops, Hi-Z*2	Maintain previous state/When oscillation stops, Hi-Z*2	Maintain Previous state	Maintain previous state	Maintain previous state
U	Resource selected GPIO selected	Hi-Z	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state

^{*1:} When VBAT and VCC power on.

^{*2:} When the SOSCNTL bit in the WTOSCCNT register is 0, the sub crystal oscillator output pin is maintained in the previous state. When the SOSCNTL bit in the WTOSCCNT register is 1, oscillation is stopped at Stop mode and Deep Standby Stop



12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol		Rating	Unit	Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage *1, *2	V _{cc}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Power supply voltage (VBAT) *1 ,*3	V_{BAT}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage *1 ,*4	AV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog reference voltage *1 ,*4	AVRH	V _{SS} - 0.5	V _{SS} + 6.5	V	
Input voltage *1	Vı	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5V)	V	
		V _{SS} - 0.5	V _{SS} + 6.5	V	5V tolerant
Analog pin input voltage *1	V _{IA}	V _{SS} - 0.5	AV _{CC} + 0.5 (≤ 6.5V)	V	
Output voltage *1	Vo	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5V)	V	
			10	mA	4mA type
"L" level maximum output current *5	I _{OL}	_	20	mA	8mA type
E level maximum output current			20	mA	12mA type
			22.4	mA	I ² C Fm+
			4	mA	4mA type
"L" level average output current *6	I _{OLAV}	_	8	mA	8mA type
E level average output outlett	IOLAV		12	mA	12mA type
			20	mA	I ² C Fm+
'L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total maximum output current *7	$\sum I_{OLAV}$	-	50	mA	
			- 10	mA	4mA type
"H" level maximum output current *5	I _{OH}	-	20	mA	8mA type
			- 20	mA	12mA type
			- 4	mA	4mA type
"H" level average output current *6	I _{OHAV}	-	8	mA	8mA type
			- 12	mA	12mA type
'H" level total maximum output current	∑l _{OH}	-	- 100	mA	
"H" level total average output current * ⁷	∑I _{OHAV}	-	- 50	mA	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that $V_{SS} = AV_{SS} = 0.0V$.

WARNING:

 Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.
 Do not exceed any of these ratings.

^{*2:} Vcc must not drop below Vss - 0.5V.

^{*3:} V_{BAT} must not drop below V_{SS} - 0.5V.

^{*4:} Ensure that the voltage does not exceed Vcc + 0.5V, for example, when the power is turned on.

^{*5:} The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

^{*6:} The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100ms period.

^{*7:} The total average output current is defined as the average current value flowing through all of corresponding pins for a 100ms.



12.2 Recommended Operating Conditions

	Parameter	Symbol	Conditions	Va	lue	Unit	Remarks
'	- arameter	Syllibol	Conditions	Min	Max	Ollit	Remarks
Power supply voltage	ge	V _{cc}	-	2.7*3	5.5	V	
Power supply voltage	ge (VBAT)	V_{BAT}	-	2.7	5.5	V	
Analog power supp	ly voltage	AV _{CC}	-	2.7	5.5	V	$AV_{CC} = V_{CC}$
Analog reference vo	oltage	AVRH	-	*2	AV _{CC}	V	
Operating Junction temperature		Tj	-	- 40	+ 125	°C	
temperature	Ambient temperature	T _A	-	- 40	*1	°C	

^{*1:} The maximum temperature of the ambient temperature (T_A) can guarantee a range that does not exceed the junction temperature (T_i).

The calculation formula of the ambient temperature (T_A) is shown below.

 $T_A(Max) = T_J(Max) - Pd(Max) \times \theta_{Ja}$

Pd: Power dissipation (W)

θja: Package thermal resistance (°C/W)

Pd (Max) = $V_{CC} \times I_{CC}$ (Max) + Σ ($I_{OL} \times V_{OL}$) + Σ (($V_{CC} - V_{OH}$) × (- I_{OH}))

IoL: "L" level output current
IoH: "H" level output current
VoL: "L" level output voltage
VoH: "H" level output voltage

Package thermal resistance and maximum permissible power for each package are shown below. The operation is guaranteed maximum permissible power or less for semiconductor devices.

Table for package thermal resistance and maximum permissible power

Package	Printed circuit board	Thermal resistance θja (°C/W)	Maximum permissible power (mW)			
J		Ju (5/11)	T _A = +85°C	T _A = +105°C		
LQH080	Single-layered both sides	60	667	333		
(0.5mm pitch)	4 layers	39	1026	513		
LQJ080	Single-layered both sides	58	690	335		
(0.65mm pitch)	4 layers	38	1053	526		
LQI100	Single-layered both sides	57	702	351		
(0.5mm pitch)	4 layers	38	1053	526		
PQH100	Single-layered both sides	48	833	417		
(0.65mm pitch)	4 layers	34	1177	588		
LQM120	Single-layered both sides	62	645	323		
(0.5mm pitch)	4 layers	43	930	465		
LDC112	Single-layered both sides	60	667	333		
(0.5mm pitch)	4 layers	40	1000	500		
LDC144	Single-layered both sides	55	727	364		
(0.5mm pitch)	4 layers	40	1000	500		

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All
of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

^{*2:} The minimum value of Analog reference voltage depends on the value of compare clock cycle (Tcck). See 12.5. 12-bit A/D Converter" for the details.

^{*3:} Between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate.



Calculation method of power dissipation (Pd)

The power dissipation is shown in the following formula.

$$Pd = V_{CC} \times I_{CC} + \Sigma (I_{OL} \times V_{OL}) + \Sigma ((V_{CC}\text{-}V_{OH}) \times (\text{-}I_{OH}))$$

IoL: "L" level output current
IoH: "H" level output current
VoL: "L" level output voltage
VoH: "H" level output voltage

Icc is a current consumed in device. It can be analyzed as follows.

$$I_{CC} = I_{CC}(INT) + \Sigma I_{CC}(IO)$$

Icc(INT): Current consumed in internal logic and memory, etc. through regulator

ΣI_{CC}(IO): Sum of current (I/O switching current) consumed in output pin

For Icc (INT), it can be anticipated by 12.3.1 "Current Rating" in 12.3. DC Characteristics" (This rating value does not include Icc (IO) for a value at pin fixed).

For Icc (IO), it depends on system used by customers.

The calculation formula is shown below.

$$I_{CC}(IO) = (C_{INT} + C_{EXT}) \times V_{CC} \times fsw$$

C_{INT}: Pin internal load capacitance

C_{EXT}: External load capacitance of output pin

fsw: Pin switching frequency

Parameter	Symbol	Conditions	Capacitance value
		4mA type	1.93pF
Pin internal load capacitance	C _{INT}	8mA type	3.45pF
		12mA type	3.42pF

Calculate Icc (Max) as follows when the power dissipation can be evaluated by yourself.


- 1. Measure current value Icc (Typ) at normal temperature (+25°C).
- 2. Add maximum leak current value I_{CC} (leak_max) at operating on a value in (1).

 $I_{CC}(Max) = I_{CC}(Typ) + I_{CC}(leak max)$

Parameter	Symbol	Conditions	Current value
		Tj = +125°C	45.5mA
Maximum leak current at operating	I _{CC} (leak_max)	Tj = +105°C	26.8mA
operating		Tj = +85°C	16.2mA



Current explanation diagram





12.3 DC Characteristics

12.3.1 Current Rating

Table 12-1. Typical and maximum current consumption in Normal operation(PLL), code running from Flash memory (Flash accelerator mode and trace buffer function enabled)

Davamatav	Cumbal	Pin	Canditiana	F*4	Va	lue	11:0:4	Demonto		
Parameter	Symbol	name	Conditions	Frequency*4	Typ*1	Max*2	Unit	Remarks		
				160MHz	54	103				
				144MHz	49	98				
				120MHz	41	90	1	*3		
				100MHz	35	84				
				80MHz	28	77	mA	When all peripheral		
				60MHz	22	71] '','	clocks are ON		
				40MHz	16	64		GIOCKS ATE OIL		
				20MHz	8.9	58				
			Normal operation*5,*6	8MHz	5.1	54				
Power supply				4MHz	3.8	53				
current	Icc	VCC	(PLL)	160MHz	34	83				
			,	144MHz	31	80				
				120MHz	26	75				
				100MHz	22	71				
				80MHz	18	67	^	*3		
				60MHz	14	63	mA	When all peripheral clocks are OFF		
				40MHz	10	59		GIOGRA AIG OI I		
				20MHz	6.2	55				
			8	8MHz	3.8	53				
				4MHz	3.1	52				

Table 12-2. Typical and maximum current consumption in Normal operation(PLL), code with data accessing running from Flash memory (Flash accelerator mode and trace buffer function disabled)

Doromotor	Cymbol	Pin	Conditions	Frequency*7		lue	l loit	Domorko
Parameter	Symbol	name	Conditions	Frequency	Typ*1	Max*2	Unit	Remarks
				160MHz	74	126		
				144MHz	68	120		
				120MHz	59	112		
				100MHz	52	104		*3
				80MHz	44	97	mA	When all periphera
				60MHz	36	89] '''' \	clocks are ON
				40MHz	27	79		SIGGREGATE CIT
			Normal operation*8	20MHz	17	67		
		vcc		8MHz	8.3	58		
ower supply				4MHz	5.4	55		
urrent	I _{cc}		(PLL)	160MHz	51	103		
				144MHz	47	100		
				120MHz	42	94		
				100MHz	37	90		*3
				80MHz	33	85	^	
				60MHz	28	80	mA	When all peripher clocks are OFF
				40MHz	21	73		CIOCKS are OFF
				20MHz	13	64	1	
				8MHz	6.9	56		
				4MHz	4.6	54		

^{*1:} $T_A = +25$ °C, $V_{CC} = 3.3V$

^{*2:} Tj = +125°C, $V_{CC} = 5.5V$

^{*3:} When all ports are fixed.

^{*4:} Frequency is a value of HCLK. PCLK0 = PCLK1 = PCLK2 = HCLK/2



- *5: When operating flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 1)
- *6: Data access is nothing to MainFlash memory
- *7: Frequency is a value of HCLK. PCLK0 = PCLK2 = HCLK/2, PCLK1 = HCLK
- *8: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 0)

Table 12-3. Typical and maximum current consumption in Normal operation(PLL), code with data accessing running from Flash memory (flash 0 wait-cycle mode and read access 0 wait)

D	0	Pin	0	Frequency*4	Va	lue	1114	*3 When all peripheral clocks are ON *3 When all peripheral		
Parameter	Symbol	name	Conditions	(MHz)	Typ*1	Max*2	Unit	Remarks		
				72MHz	46	98				
				60MHz	40	92				
				48MHz	33	85				
				36MHz	27	78	mA	When all peripheral		
	lcc			24MHz	19	70	1117			
			Normal Operation*5	12MHz	11	61	-			
D				8MHz	8.5	58				
Power supply		VCC		4MHz	5.5	55				
current			(PLL)	72MHz	33	85				
				60MHz	29	81				
				48MHz	25	76				
				36MHz	20	71				
				24MHz	15	65	mA	When all peripheral clocks are OFF		
				12MHz	9.2	59		CIOCKS are OFF		
				8MHz	6.9	56				
				4MHz	4.6	54				

^{*1:} $T_A = +25$ °C, $V_{CC} = 3.3V$

^{*2:} $T_j = +125$ °C, $V_{CC} = 5.5V$

^{*3:} When all ports are fixed.

^{*4:} Frequency is a value of HCLK. PCLK0 = PCLK1 = PCLK2 = HCLK

^{*5:} When 0 wait-cycle mode (FRWTR.RWT = 00, FSYNDN.SD = 00)



Table 12-4. Typical and maximum current consumption in Normal operation(other than PLL), code with data accessing running from Flash memory (flash 0 wait-cycle mode and read access 0 wait

Doromotor	Cumbal	Pin	Conditions	Fragueney*4	Va	lue	l loit	Domorko
Parameter	Symbol	name	Conditions	Frequency*4	Typ*1	Max*2	Unit	Remarks
			Normal operation*5	4MHz	3.3	51	mA	when all peripheral clocks are ON
			(built-in high-speed CR)	4MHZ	2.8	51	mA	when all peripheral clocks are OFF
Power supply	oly Icc VCC		Normal operation*5	32kHz	0.64	48	mA	*3 When all peripheral clocks are ON
current	I _{CC}	VCC	(sub oscillation)		0.56	48	mA	*3 When all peripheral clocks are OFF
			Normal operation*5	100kHz	0.64	48	mA	when all peripheral clocks are ON
			(built-in low-speed CR)		0.58	48	mA	*3 When all peripheral clocks are OFF

^{*1:} $T_A = +25$ °C, $V_{CC} = 3.3V$

^{*2:} Tj = +125°C, V_{CC} = 5.5V

^{*3:} When all ports are fixed.

^{*4:} Frequency is a value of HCLK. PCLK0 = PCLK1 = PCLK2 = HCLK/2

^{*5:} When 0 wait-cycle mode (FRWTR.RWT = 00, FSYNDN.SD = 000)



Table 12-5. Typical and maximum current consumption in Sleep operation(PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2

D	0	Pin	0	F*4	Va	lue	1114	D
Parameter	Symbol	name	Conditions	Frequency*4	Typ*1	Max*2	Unit	Remarks
				160MHz	35	84		
				144MHz	32	81		
				120MHz	27	76		
				100MHz	23	72		*3
				80MHz	19	68	mA	When all peripheral
				60MHz	15	64	1	clocks are ON
				40MHz	11	60		
				20MHz	6.5	55		
			Sleep operation	8MHz	4.1	53		
Power supply		1,000		4MHz	3.3	52		
current	I _{ccs}	VCC	(PLL)	160MHz	16	65		
			, ,	144MHz	14	63		
				120MHz	12	61		
				100MHz	11	60		*3
				80MHz	9.0	58	mA	
				60MHz	7.4	56	IIIA	When all peripheral clocks are OFF
				40MHz	5.6	54		
				20MHz	3.9	53	1	
				8MHz	2.9	52		
				4MHz	2.6	51		

Table 12-6. Typical and maximum current consumption in Sleep operation(PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK

Davamatav	Cumbal	Pin	Conditions	F*5	Va	lue	11	Damanika	
Parameter	Symbol	name	Conditions	Frequency*5	Typ*1	Max*2	Unit	Remarks	
			72MHz 22		71				
				60MHz	19	68			
			48MHz	16	64				
				36MHz	12	61	mA	*3 When all peripheral	
				24MHz	9.0	58		clocks are ON	
				12MHz	5.8	55			
D				8MHz	4.6	54			
Power supply	I _{ccs}	VCC	Sleep operation	4MHz	3.6	52			
current			(PLL)	72MHz	9.5	58			
				60MHz	8.3	57			
				48MHz	7.1	56			
				36MHz	5.8	55		*3	
				24MHz	4.6	53	mA	When all periphera	
				12MHz	3.5	52	1	clocks are OFF	
				8MHz	3.0	52			
				4MHz	2.7	51	1		

^{*1:} T_A = +25°C, V_{CC} = 3.3V

^{*2:} $T_i = +125$ °C, $V_{CC} = 5.5V$

^{*3:} When all ports are fixed.

^{*4:} Frequency is a value of HCLK. PCLK0 = PCLK1 = PCLK2 = HCLK/2

^{*5:} Frequency is a value of HCLK. PCLK0 = PCLK1 = PCLK2 = HCLK



Table 12-7. Typical and maximum current consumption in Sleep operation(other than PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2

Parameter	Cumbal	Pin	Conditions	Frequency*4	Va	lue	Unit	Remarks
Parameter	Symbol	name	Conditions	Frequency	Typ*1	Max*2	Unit	Remarks
			Sleep operation	4MHz	1.5	49	mA	when all peripheral clocks are ON
Power supply		(built-in high-speed CR)	4101112	1.0	49	mA	when all peripheral clocks are OFF	
			VCC Sleep operation (sub oscillation) Sleep operation (built-in low-speed	32kHz	0.59	48	mA	when all peripheral clocks are ON
current	I _{ccs}	VCC		02M12	0.51	48	mA	when all peripheral clocks are OFF
				100kHz	0.61	48	mA	*3 When all peripheral clocks are ON
			CR)		0.53	48	mA	when all peripheral clocks are OFF

^{*1:} $T_A = +25$ °C, $V_{CC} = 3.3V$

^{*2:} Tj = +125°C, $V_{CC} = 5.5V$

^{*3:} When all ports are fixed.

^{*4:} Frequency is a value of HCLK. PCLK0 = PCLK1 = PCLK2 = HCLK/2



Table 12-8. Typical and maximum current consumption in STOP mode, TIMER mode and RTC mode

Downwoodow	Cumbal	Pin	Canditions		Va	lue	Unit	Domonico
Parameter	Symbol	name	Conditions	Frequency	Typ*1	Max*2	Unit	Remarks
					0.33	1.8	mA	*3, *4 T _A = +25°C
	I _{CCH}		STOP mode	-	-	15	mA	*3, *4 T _A = +85°C
					-	22	mA	*3, *4 T _A = +105°C *3 *4
					0.70	2.2	mA	T _A = +25°C
		vcc	TIMER mode (built-in high-speed CR)	4MHz	-	16	mA	*3, *4 T _A = +85°C
					-	22	mA	*3, *4 T _A = +105°C
					0.33	1.8	mA	*3, *4 T _A = +25°C
Power supply current	Ісст		TIMER mode (sub oscillation)	32kHz	-	15	mA	*3, *4 T _A = +85°C
					-	22	mA	*3, *4 T _A = +105°C *3 *4
			TIMER mode		0.34	1.8	mA	T _A = +25°C
			(built-in low-speed CR)	100kHz	-	15	mA	*3, *4 T _A = +85°C
			low-speed orty		-	22	mA	*3, *4 T _A = +105°C
					0.33	1.8	mA	*3, *4 T _A = +25°C *3 *4
	I _{CCR}		RTC mode (sub oscillation)	32kHz	-	15	mA	*3, *4 T _A = +85°C *3 *4
					-	22	mA	*3, *4 T _A = +105°C

^{*1:} V_{CC} = 3.3V

^{*2:} Vcc = 5.5V

^{*3:} When all ports are fixed.

^{*4:} When LVD is OFF



Table 12-9. Typical and maximum current consumption in Deep Standby STOP mode, Deep Standby RTC mode and VBAT

				_	Va	lue		
Parameter	Symbol	Pin name	Conditions	Frequency	Typ*1	Max*2	Unit	Remarks
			Deep standby		29	140	μА	*3, *4 T _A = +25°C
			STOP mode (When RAM is		-	644	μА	*3, *4 T _A = +85°C
			OFF)		-	1011	μА	*3, *4 T _A = +105°C
	I _{CCHD}		Deep standby	-	48	273	μА	*3, *4 T _A = +25°C
			STOP mode (When RAM is ON)		-	2676	μА	*3, *4 T _A = +85°C
		vcc	(WHEIT VAIVIS OIV)		-	4162	μA	*3, *4 T _A = +105°C
			Deep standby		29	140	μA	*3, *4 T _A = +25°C
			RTC mode (When RAM is OFF) Deep standby RTC mode (When RAM is ON)		-	644	μΑ	*3, *4 T _A = +85°C
Power supply	I _{CCRD}			32kHz	-	1011	μΑ	*3, *4 T _A = +105°C *3 *4
current	ICCRD			JEN IZ	48	273	μA	T _A = +25°C
					- 2676	2676	μΑ	*3, *4 T _A = +85°C
			(WHOTH WIND CIT)		-	4162	μA	*3, *4 T _A = +105°C *3 *4 *5
					0.015	0.29	μΑ	T _A = +25°C
			RTC stop*6		-	5.77	μΑ	*3, *4, *5 T _A = +85°C
	I _{CCVBAT}	VBAT			-	10.6	μΑ	*3, *4, *5 T _A = +105°C
	CCVBAI	, 5, (1			1.53	22.6	μΑ	*3, *4 T _A = +25°C
			RTC operation*6		-	35.2	μA	*3, *4 T _A = +85°C
					-	41.8	μΑ	*3, *4 T _A = +105°C

^{*1:} V_{CC} = 3.3V

^{*2:} V_{CC} = 5.5V

^{*3:} When all ports are fixed.

^{*4:} When LVD is OFF

^{*5:} When sub oscillation is OFF

^{*6:} In the case of setting RTC after VCC power on



Table 12-10. Typical and maximum current consumption in Low-voltage detection circuit, Main flash memory write/erase

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Pili lialile	Conditions	Min	Тур	Max	Ullit	Remarks
Low-voltage detection circuit (LVD) power supply current	ICCLVD		At operation	-	4	7	μΑ	For occurrence of interrupt
Main flash memory write/erase current	I _{CCFLASH}	vcc	At Write/Erase	-	13.4	15.9	mA	
Work flash memory write/erase current	Iccwflash		At Write/Erase	-	11.5	13.6	mA	

Peripheral current dissipation

Clock system	Parinharal	Unit	Fr	equency (Mi	Hz)	Unit	Remarks
Clock system	Peripheral	Onit	40	80	160	Unit	Remarks
	GPIO	All ports	0.22	0.43	0.85		
	DMAC	-	0.74	1.48	2.88		
HCLK	DSTC	-	0.32	0.61	1.17	mA	
	External bus I/F	-	0.14	0.27	0.55		
	SD card I/F	-	0.93	1.81	3.63		
	Base timer	4ch.	0.16	0.34	0.66		
	Multi-functional timer/PPG	1unit/4ch.	0.55	1.09	2.17		
PCLK1	Quadrature position/Revolution counter	1unit	0.04	0.09	0.17	mA	
	A/DC	1unit	0.20	0.39	0.78		
PCLK2	Muli-function serial	1ch.	0.31	0.62	-	mA	



12.3.2 Pin Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Farameter	Syllibol	Fill Hallie	Conditions	Min	Тур	Max	- 01111	Kemarks
WI W Love Linguist		CMOS hysteresis input pin, MD0, MD1	-	V _{cc} ×0.8	-	V _{CC} + 0.3	V	
"H" level input voltage (hysteresis	V _{IHS}	5V tolerant input pin	-	V _{CC} ×0.8	-	V _{SS} + 5.5	V	
input)		Input pin doubled as I ² C Fm+	-	V _{cc} ×0.7	-	V _{SS} + 5.5	V	
W. W. Laural immud		CMOS hysteresis input pin, MD0, MD1	-	V _{SS} - 0.3	-	V _{CC} ×0.2	V	
"L" level input voltage (hysteresis	V _{ILS}	5V tolerant input pin	-	V _{SS} - 0.3	-	V _{CC} ×0.2	V	
input)		Input pin doubled as I ² C Fm+	-	V _{ss}	-	V _{CC} ×0.3	V	
		4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -4\text{mA}$ $V_{CC} < 4.5 \text{ V},$	V _{cc} - 0.5	-	V _{CC}	V	
"H" level output	V _{OH}	8mA type	$I_{OH} = -2mA$ $V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -8mA$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -4mA$	V _{CC} - 0.5	-	V _{cc}	V	
voltage		12mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -12\text{mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -8\text{mA}$	V _{CC} - 0.5	-	V _{cc}	V	
		The pin doubled as I ² C Fm+	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -4\text{mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -3\text{mA}$	V _{CC} - 0.5	-	V _{cc}	V	At GPIO



_					Value			
Parameter	Symbol	Pin name	Conditions	Conditions Min Typ Cc ≥ 4.5 V, L = 4mA Vss - Cc < 4.5 V, H = 8mA Vss - Cc ≥ 4.5 V, H = 4mA Vss - Cc ≥ 4.5 V, L = 12mA Vss - Cc < 4.5 V, L = 8mA Vss - Cc ≥ 4.5 V, H = 4mA Vss - Cc ≥ 4.5 V, H = 3mA Vss - Cc ≤ 5.5 V, H = 20mA Vss -	Max	Unit	Remarks	
			V _{CC} ≥ 4.5 V, I _{OL} = 4mA	.,		0.4	,,	
		4mA type	V _{CC} < 4.5 V, I _{OL} = 2mA	V _{SS}	-	0.4	V	
		0. 14	V _{CC} ≥ 4.5 V, I _{OH} = 8mA	.,		0.4	,,	
		8mA type	type $V_{CC} < 4.5 \text{ V}, \ I_{OH} = 4\text{mA}$ V_{SS} - 0.4	0.4	V			
"L" level output voltage	V _{OL}	404 6	V _{CC} ≥ 4.5 V, I _{OL} = 12mA		.,			
		12mA type	V _{CC} < 4.5 V, I _{OL} = 8mA	V _{SS}	-	0.4	V	
		The pin doubled as I ² C Fm+	V _{CC} ≥ 4.5 V, I _{OH} = 4mA					
			V _{CC} < 4.5 V, I _{OH} = 3mA	V _{SS}	-	0.4	V	At GPIO
		1011111	V _{CC} ≤ 5.5 V, I _{OH} = 20mA					At I ² C Fm+
Input leak current	I _{IL}	-	-	- 5	-	+ 5	μΑ	
Pull-up resistor	1	D. II i .	V _{CC} ≥ 4.5 V	25	50	100	1.0	
value	R _{PU}	Pull-up pin	V _{CC} < 4.5 V	30	80	200	kΩ	
Input capacitance	C _{IN}	Other than VCC, VBAT, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Damanatan	0	Pin	0	Va	alue	1114	Damada
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
			V _{CC} ≥ 4.5V	4	48	MHz	When crystal oscillator is
Input frequency	F _{CH}		V _{CC} < 4.5V	4	20	IVIITZ	connected
Input frequency	CH		V _{CC} ≥ 4.5V	4	48	MHz	When using external clock
			V _{CC} < 4.5V	4	20	IVIITZ	When using external clock
Input clock cycle	+	X0,	V _{CC} ≥ 4.5V	20.83	250	ns	When using external clock
прит стоск сусте	t _{CYLH}	X1	V _{CC} < 4.5V	50	250	115	When using external clock
Input clock pulse width	-		PWH/tCYLH, PWL/tCYLH	45	55	%	When using external clock
Input clock rising time and falling time	t _{CF,} t _{CR}		-	-	5	ns	When using external clock
	F _{CC}	-	-	-	160	MHz	Base clock (HCLK/FCLK)
Internal operating clock*1	F _{CP0}	-	-	-	80	MHz	APB0 bus clock*2
frequency	F _{CP1}	-	-	-	160	MHz	APB1 bus clock*2
	F _{CP2}	-	-	-	80	MHz	APB2 bus clock*2
	t _{cycc}	-	-	6.25	-	ns	Base clock (HCLK/FCLK)
Internal operating clock*1	t _{CYCP0}	-	-	12.5	-	ns	APB0 bus clock*2
cycle time	t _{CYCP1}	-	-	6.25	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	12.5	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see "Chapter: Clock" in "FM4 Family Peripheral Manual".

^{*2:} For about each APB bus which each peripheral is connected to, see "Block Diagram" in this datasheet.






12.4.2 Sub Clock Input Characteristics

 $(V_{BAT} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks	
raiailletei	Syllibol		Conditions	Min	Тур	Max	Oill	Kemarks	
Input fraguancy	4/+		-	-	32.768	-	kHz	When crystal oscillator is connected	
Input frequency	1/ t _{CYLL}	XOA	X0A,	1	32	-	100	kHz	When using external clock
Input clock cycle	t _{CYLL}	X1A	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		Pwh/t _{CYLL} , Pwt/t _{CYLL}	45	-	55	%	When using external clock	



12.4.3 Built-in CR Oscillation Characteristics

Built-in High-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	Value			Unit	Remarks	
Farameter	Syllibol	Conditions	Min	Тур	Max	Oill	Remarks	
Clock fraguancy	Г	Tj = -20°C to + 105°C	3.92	4	4.08	\A/In a sa Anima wa isa sa*1		
Clock frequency	F _{CRH}	Tj = - 40°C to + 125°C	3.88	4	4.12	MHz	When trimming*1	
Clock frequency	F _{CRH}	Tj = - 40°C to + 125°C	3	4	5		When not trimming	
Frequency stabilization time	tcrwt	-	-	-	30	μs	*2	

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency/temperature trimming.

Built-in Low-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Condition	Value			Unit	Remarks
			Min	Тур	Max	Oill	Remarks
Clock frequency	F _{CRL}	-	50	100	150	kHz	

^{*2:} This is the time to stabilize the frequency of high-speed CR clock after setting trimming value. This period is able to use high-speed CR clock as source clock.



12.4.4 Operating Conditions of Main PLL (In the case of using main clock for input clock of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Value			Unit	Remarks
Faranietei	Symbol		Тур	Max		
PLL oscillation stabilization wait time*1 (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	F _{PLLI}	4	-	16	MHz	
PLL multiplication rate	-	13	-	80	multiplier	
PLL macro oscillation clock frequency	F _{PLLO}	200	-	320	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	160	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR clock for input clock of main PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Dovomotov	Comple of	Value			Unit	Remarks
Parameter	Symbol		Тур	Max		
PLL oscillation stabilization wait time*1 (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	F _{PLLI}	3.8	4	4.2	MHz	
PLL multiplication rate	-	50	-	75	multiplier	
PLL macro oscillation clock frequency	F _{PLLO}	190	-	320	MHz	
Main PLL clock frequency*2	F _{CLKPLL}	-	-	160	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note:

 Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency and temperature has been trimmed.

12.4.6 Reset Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Condition	n Value Unit		Unit	Remarks
i arameter	Cymbol		Condition	Min	Max	O I III	Remarks
Reset input time	t _{INITX}	INITX	-	500	-	ns	

Document Number: 002-04918 Rev. *E

^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM4 Family Peripheral Manual".

^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM4 Family Peripheral Manual".



12.4.7 Power-on Reset Timing


$$(V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$$

Doromotor	Cumbal	Din Name	Nama Canditions		Value	Unit	Domorko	
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
Power supply shut down time	toff		-	50	-	-	ms	*1
Power ramp rate	dV/dt	VCC	Vcc: 0.2V to 2.70V	1.3	-	1000	mV/μs	*2
Time until releasing Power-on reset	t _{PRT}		-	0.33	-	0.60	ms	

^{*1:} Vcc must be held below 0.2V for a minimum period of toff. Improper initialization may occur if this condition is not met.

Note:

- If toff cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12. 4. 6.



Glossary:


□ V_{DH}: detection voltage of Low Voltage detection reset. See "12.7. Low-Voltage Detection Characteristics".

12.4.8 GPIO Output Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions	Val	Unit		
Parameter	Symbol	Fili lialile	Conditions	Min	Max		
Output frequency t _{PCYCLI}		D*	V _{CC} ≥ 4.5 V	-	50	MHz	
	T PCYCLE	Pxx*	V _{CC} < 4.5 V	-	32	MHz	

^{*:} GPIO is a target.



^{*2:} This dV/dt characteristic is applied at the power-on of cold start (toff>50ms).



12.4.9 External Bus Timing

External bus clock output characteristics


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol Pin name		Conditions	Va	Unit		
Parameter	Symbol	Fili lialile	Conditions	Min	Max		
Output frequency to		MOUNOUT+1	V _{CC} ≥ 4.5 V	-	50*2	MHz	
	TCYCLE	MCLKOUT*1	V _{CC} < 4.5 V	-	32* ³	MHz	

^{*1:} The external bus clock (MCLKOUT) is a divided clock of HCLK.

For more information about setting of clock divider, see "Chapter: External Bus Interface" in "FM4 Family Peripheral Manual".


- *2: Generate MCLKOUT at setting more than 4 division when the AHB bus clock exceeds 100MHz.
- *3: Generate MCLKOUT at setting more than 4 division when the AHB bus clock exceeds 64MHz.



External bus signal input/output characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	er Symbol		Value	Unit	Remarks
Signal input characteristics	V _{IH}		0.8 × V _{CC}	V	
Signal input characteristics	V _{IL}		0.2 × V _{CC}	V	
Signal output abarastariation	V _{OH}	_	0.8 × V _{CC}	V	
Signal output characteristics	V _{OL}		0.2 × V _{CC}	V	





Separate Bus Access Asynchronous SRAM Mode


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Damana dan	0	Di	0 1141		Value	1114
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
MOEX		MOEV	V _{CC} ≥ 4.5V	MCLKum 2		
Mininum pulse width	t _{OEW}	MOEX	V _{CC} < 4.5V	MCLK×n-3	-	ns
MCSX↓→Address output	4	MCSX[7:0],	V _{CC} ≥ 4.5V	-9	+9	no
delay time	t _{CSL - AV}	MAD[24:0]	V _{CC} < 4.5V	-12	+12	ns
MOEX↑→Address hold time	4	MOEX,	V _{CC} ≥ 4.5V	0	MCLK×m+9	no
MOEX → Address floid time	t _{OEH - AX}	MAD[24:0]	V _{CC} < 4.5V	70	MCLK×m+12	ns
$MCSX\downarrow \rightarrow$	4		V _{CC} ≥ 4.5V	MCLK×m-9	MCLK×m+9	no
MOEX↓ delay time	t _{CSL - OEL}	MOEX,	V _{CC} < 4.5V	MCLK×m-12	MCLK×m+12	ns
$MOEX\uparrow \rightarrow$	4	MCSX[7:0]	V _{CC} ≥ 4.5V	0	MCLK×m+9	ns
MCSX↑ time	t _{OEH - CSH}		V _{CC} < 4.5V	0	MCLK×m+12	115
$MCSX\downarrow \rightarrow MDQM\downarrow$	4	MCSX,	V _{CC} ≥ 4.5V	MCLK×m-9	MCLK×m+9	ns
delay time	t _{CSL - RDQML}	MDQM[1:0]	V _{CC} < 4.5V	MCLK×m-12	MCLK×m+12	115
Data set up→MOEX↑ time	4	MOEX,	V _{CC} ≥ 4.5V	20	-	ns
Data set up→MOEX tillle	set up→MOEX↑ time t _{DS-OE}	MADATA[15:0]	$V_{CC} < 4.5V$	38	-	115
MOEX↑→	+	MOEX, V _{CC} ≥ 4.5V	0	_	ns	
Data hold time	t _{DH - OE}	MADATA[15:0]	$V_{CC} < 4.5V$	U	-	115
MWEX	t	MWEX	V _{CC} ≥ 4.5V	MCLK×n-3		ns
Mininum pulse width	t _{WEW}	IVIVVEX	$V_{CC} < 4.5V$	WOLKAII-3	-	113
MWEX↑→Address output	t _{WEH-AX}	MWEX,	V _{CC} ≥ 4.5V	0	MCLK×m+9	ns
delay time	WEH - AX	MAD[24:0]	$V_{CC} < 4.5V$		MCLK×m+12	115
MCSX↓→MWEX↓ delay time	t		V _{CC} ≥ 4.5V	MCLK×n-9	MCLK×n+9	ns
WC3X↓→WWEX↓ delay tille	t _{CSL} - WEL	MWEX,	$V_{CC} < 4.5V$	MCLK×n-12	MCLK×n+12	115
MWEX↑→MCSX↑ delay time	t	MCSX[7:0]	V _{CC} ≥ 4.5V	0	MCLK×m+9	ns
WWEX →WC3X delay tille	t _{WEH} - CSH		$V_{CC} < 4.5V$	U	MCLK×m+12	115
MCSX↓→MDQM↓ delay time	t	MCSX,	V _{CC} ≥ 4.5V	MCLK×n-9	MCLK×n+9	ns
woox↓→woowi↓ delay tille	t _{CSL-WDQML}	MDQM[1:0]	V _{CC} < 4.5V	MCLK×n-12	MCLK×n+12	115
$MCSX\downarrow \rightarrow$	too. sv	MCSX,	V _{CC} ≥ 4.5V	MCLK-9	MCLK+9	ns
Data output time	t _{CSL-DX}	MADATA[15:0]	V _{CC} < 4.5V	MCLK-12	MCLK+12	115
$MWEX\uparrow \rightarrow$	t	MWEX,	V _{CC} ≥ 4.5V	0	MCLK×m+9	ne
Data hold time	t _{WEH - DX}	MADATA[15:0]	$V_{CC} < 4.5V$	U	MCLK×m+12	ns

Note:

- When the external load capacitance $C_L = 30pF$ (m = 0 to 15, n = 1 to 16)








Separate Bus Access Synchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Downwater	Cumphal	Din nome	Conditions		Value	Unit
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
Address		MCLK,	V _{CC} ≥ 4.5V		9	
Address delay time	t _{AV}	MAD[24:0]	V _{CC} < 4.5V		12	ns
			V _{CC} ≥ 4.5V	1	9	
MCSX delay time	t _{CSL}	MCLK,	V _{CC} < 4.5V		12	ns
INCSA delay lime		MCSX[7:0]	V _{CC} ≥ 4.5V	4	9	
	t _{csh}		V _{CC} < 4.5V	7'	12	ns
			V _{CC} ≥ 4.5V	4	9	
	t _{REL}	MCLK,	V _{CC} < 4.5V	1	12	ns
MOEX delay time		MOEX	V _{CC} ≥ 4.5V	4	9	
	t _{REH}		V _{CC} < 4.5V	1	12	ns
Data set up		MCLK,	V _{CC} ≥ 4.5V	19		
→MCLK↑ time	t _{DS}	MADATA[15:0]	V _{CC} < 4.5V	37	-	ns
MCLK↑→	4	MCLK,	V _{CC} ≥ 4.5V	0		20
Data hold time	t _{DH}	MADATA[15:0]	V _{CC} < 4.5V	U	=	ns
			V _{CC} ≥ 4.5V	1	9	ns
MMEV dolov time	t _{WEL}	MCLK,	V _{CC} < 4.5V	1	12	
MWEX delay time	4	MWEX	V _{CC} ≥ 4.5V	1	9	no
	t _{WEH}		V _{CC} < 4.5V	1	12	ns
	4		V _{CC} ≥ 4.5V	1	9	
MDQM[1:0]	t _{DQML}	MCLK,	V _{CC} < 4.5V	7'	12	ns
delay time	4	MDQM[1:0]	V _{CC} ≥ 4.5V	1	9	
	t _{DQMH}		V _{CC} < 4.5V	1	12	ns
MCLK↑→		MCLK,	V _{CC} ≥ 4.5V	MCLK+1	MCLK+18	
Data output time	t _{ods}	MADATA[15:0]	V _{CC} < 4.5V	IVICEN+ I	MCLK+24	ns
MCLK↑→		MCLK,	V _{CC} ≥ 4.5V		18	
Data hold time	t_{OD}	MADATA[15:0]	V _{CC} < 4.5V	71	24	ns

Note:

When the external load capacitance C_L = 30pF






Multiplexed Bus Access Asynchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions	Va	Unit		
Parameter	Symbol	Pili lialile	Conditions	Min	Max	Oill	
Multiplexed address delay time t _{ALE-CHMADV}		V _{CC} ≥ 4.5V		10			
	TALE-CHMADV	MALE,	V _{CC} < 4.5V		20	ns	
Multiplexed address hold time	t _{CHMADH}	MADATA[15:0]	V _{CC} ≥ 4.5V	MCLK×n+0	MCLK×n+10	ns	
	-CHWADII		V _{CC} < 4.5V	MCLK×n+0	MCLK×n+20		

Note:

- When the external load capacitance $C_L = 30pF$ (m = 0 to 15, n = 1 to 16)






Multiplexed Bus Access Synchronous SRAM Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Parameter	Syllibol	Pili liaille	Conditions	Min	Max	Ullit	Remarks
			V _{CC} ≥ 4.5V	4	9	ns	
MALE delay time	t _{CHAL}	MCLK,	V _{CC} < 4.5V	1	12	ns	
	t _{CHAH}	ALE	V _{CC} ≥ 4.5V	1	9	ns	
			V _{CC} < 4.5V] '	12	ns	
MCLK↑→		MCLK, MADATA[15:0]	V _{CC} ≥ 4.5V		t _{OD}	ns	
Multiplexed address delay time	t _{CHMADV}		V _{CC} < 4.5V	1			
MCLK↑→ Multiplexed data output time			V _{CC} ≥ 4.5V			ns	
	t _{CHMADX}		V _{CC} < 4.5V	1	t _{od}		

Note:

- When the external load capacitance $C_L = 30pF$






NAND Flash Mode

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symbol	Pin name	Conditions		Value	Unit
Parameter	Syllibol	Pili lialile	Conditions	Min	Max	Oilit
MNREX	4	MNREX	V _{CC} ≥ 4.5V	MCLK×n-3		ns
Min pulse width	t _{NREW}	IVIININEA	$V_{CC} < 4.5V$	WICLK^II-3	-	115
Data set up		MNREX,	V _{CC} ≥ 4.5V	20	-	ns
→MNREX↑ time	t _{DS – NRE}	MADATA[15:0]	$V_{CC} < 4.5V$	38	-	115
$MNREX\uparrow \rightarrow$		MNREX,	V _{CC} ≥ 4.5V	0		ns
Data hold time	t _{DH – NRE}	MADATA[15:0]	$V_{CC} < 4.5V$	U	-	115
MNALE↑→		MNALE,	V _{CC} ≥ 4.5V	MCLK×m-9	MCLK×m+9	
MNWEX delay time	t _{ALEH - NWEL}	MNWEX	$V_{CC} < 4.5V$	MCLK×m-12	MCLK×m+12	ns
$MNALE \downarrow \rightarrow$	+	MNALE,	V _{CC} ≥ 4.5V	MCLK×m-9	MCLK×m+9	ns
MNWEX delay time	t _{ALEL - NWEL}	MNWEX	$V_{CC} < 4.5V$	MCLK×m-12 MCLK×m+12		115
MNCLE↑→	+	MNCLE,	V _{CC} ≥ 4.5V	MCLK×m-9	MCLK×m+9	— ns
MNWEX delay time	t _{CLEH - NWEL}	MNWEX	$V_{CC} < 4.5V$	MCLK×m-12	MCLK×m+12	115
MNWEX↑→	t	MNCLE,	V _{CC} ≥ 4.5V	0	MCLK×m+9	— ns
MNCLE delay time	t _{NWEH - CLEL}	MNWEX	$V_{CC} < 4.5V$	U	MCLK×m+12	115
MNWEX	t _{NWEW}	MNWEX	V _{CC} ≥ 4.5V	MCLK×n-3	_	ns
Min pulse width	NWEW	IVIINVVEX	$V_{CC} < 4.5V$	WICERAII-3	-	115
$MNWEX\downarrow \rightarrow$	t	MNWEX,	V _{CC} ≥ 4.5V	- 9	+ 9	— ns
Data output time	t _{NWEL - DV}	MADATA[15:0]	V _{CC} < 4.5V	-12	+12	113
MNWEX↑→	t	MNWEX,	V _{CC} ≥ 4.5V	0	MCLK×m+9	ne
Data hold time	t _{NWEH - DX}	MADATA[15:0]	V _{CC} < 4.5V	U	MCLK×m+12	ns


Note:

When the external load capacitance $C_L = 30pF$ (m = 0 to 15, n = 1 to 16)












External Ready Input Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
raiailletei	Symbol	i ili ilalile	Conditions	Min	Max	Ullit	Remarks
MCLK↑		MCLK,	V _{CC} ≥ 4.5V	19		ne	
MRDY input setup time	I I I I I I I I I I I I I I I I I I I	MRDY	V _{CC} < 4.5V	37	-	ns	

When RDY is input



When RDY is released





SDRAM Mode


 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$

Domonoston	Comple of	Din nama	V	alue	I I m i t
Parameter	Symbol	Pin name	Min	Max	Unit
Output frequency	t _{CYCSD}	MSDCLK	-	32	MHz
Address delay time	t _{AOSD}	MSDCLK, MAD[15:0]	2	12	ns
MSDCLK↑→Data output delay time	t _{DOSD}	MSDCLK, MADATA[31:0]	2	12	ns
MSDCLK↑→Data output Hi-Z time	t _{DOZSD}	MSDCLK, MADATA[31:0]	2	20	ns
MDQM[1:0] delay time	t _{WROSD}	MSDCLK, MDQM[1:0]	1	12	ns
MCSX delay time	t _{MCSSD}	MSDCLK, MCSX8	2	12	ns
MRASX delay time	t _{RASSD}	MSDCLK, MRASX	2	12	ns
MCASX delay time	t _{CASSD}	MSDCLK, MCASX	2	12	ns
MSDWEX delay time	t _{MWESD}	MSDCLK, MSDWEX	2	12	ns
MSDCKE delay time	t _{CKESD}	MSDCLK, MSDCKE	2	12	ns
Data set up time	t _{DSSD}	MSDCLK, MADATA[31:0]	23	-	ns
Data hold time	t _{DHSD}	MSDCLK, MADATA[31:0]	0	-	ns

Note:

- When the external load capacitance $C_L = 30pF$








12.4.10 Base Timer Input Timing

Timer input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Parameter Symbol	Fill lialile	Conditions	Min	Max	Oilit	Remarks	
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns	



Trigger input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Parameter Symbol Pin	Pili lialile	Conditions	Min	Max	Ullit	Remarks	
Input pulse width	t _{TRGH} , t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns	



Note

 t_{CYCP} indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see "Block Diagram" in this datasheet.



12.4.11 CSIO/UART Timing


Synchronous serial (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Dovometer	Cumbal	Pin	Conditions	V _{cc} <	4.5V	V _{CC} ≥ 4.5V		Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{scyc}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	t _{sLovi}	SCKx, SOTx	Internal shift clock	- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	t _{IVSHI}	SCKx, SINx	operation	50	-	30	-	ns
SCK↑→SIN hold time	t _{shixi}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↓→SOT delay time	t _{SLOVE}	SCKx, SOTx	Fortown all a biffs	-	50	-	30	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	External shift clock operation	10	-	10	-	ns
SCK↑→SIN hold time	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		_	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30pF.










Synchronous serial (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Doromotor	Cumbal	Pin	Conditions	Vcc < 4	1.5V	Vcc ≥ 4.5V		Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{scyc}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{shovi}	SCKx, SOTx	Internal shift clock	- 30	+ 30	- 20	+ 20	ns
SIN→SCK↓ setup time	t _{IVSLI}	SCKx, SINx	operation	50	-	30	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx		-	50	-	30	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx	External shift clock operation	10	-	10	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30pF.










Synchronous serial (SPI = 1, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Cumbal	Pin	Conditions	V _{CC} < 4	4.5V	V _{CC} ≥	: 4.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{scyc}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{shovi}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK↓ setup time	t _{IVSLI}	SCKx, SINx	Internal shift clock operation	50	-	30	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx	operation	0	-	0	-	ns
SOT→SCK↓ delay time	t _{sovLI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{sLsH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{shove}	SCKx, SOTx	Fatamalahi6	-	50	-	30	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx	External shift clock operation	10	-	10	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx]	-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
- About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30pF.










Synchronous serial (SPI = 1, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin	Conditions	V _{cc} < 4	4.5V	Vcc	≥ 4.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Joint
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{scyc}	SCKx	CKx		-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	t _{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	t _{IVSHI}	SCKx, SINx	Internal shift clock	50	-	30	-	ns
SCK↑→SIN hold time	t _{shixi}	SCKx, SINx	operation	0	-	0	-	ns
SOT→SCK↑ delay time	t _{sovн}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{sLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{sHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↓→SOT delay time	tslove	SCKx, SOTx	External shift clock	-	50	-	30	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	operation	10	-	10	-	ns
SCK↑→SIN hold time	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30pF.









When using synchronous serial chip select (SCINV = 0, CSLVL = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symbol	Conditions	Vcc <	4.5V	Vcc≥	4.5V	Unit
Farameter	Syllibol		Min	Max	Min	Max	Oilit
SCS↓→SCK↓setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↑ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}	clock operation	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	ns
SCS↓→SCK↓setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↑→SCS↑ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↓→SUT delay time	t _{DSE}	Glock operation	-	40	-	40	ns
SCS↑→SUT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value×serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value×serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM4 Family Peripheral Manual".
- When the external load capacitance C_L = 30pF.









When using synchronous serial chip select (SCINV = 1, CSLVL = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symbol	Conditions	Vcc ·	< 4.5V	Vcc	≥ 4.5V	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↓→SCK↑setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↑ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}	clock operation	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	ns
SCS↓→SCK↑setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↓→SCS↑ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↓→SOT delay time	t _{DSE}	- Clock operation	-	40	-	40	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value×serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value×serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM4 Family Peripheral Manual".
- When the external load capacitance C_L = 30pF.









When using synchronous serial chip select (SCINV = 0, CSLVL = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Davamatav	Symbol	Conditions	Vcc ·	< 4.5V	Vcc	≥ 4.5V	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↓setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↑→SCS↓ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}	clock operation	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	ns
SCS↑→SCK↓setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↑→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	t _{DSE}	Clock operation	-	40	-	40	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value×serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value×serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM4 Family Peripheral Manual".
- When the external load capacitance C_L = 30pF.









When using synchronous serial chip select (SCINV = 1, CSLVL = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Davamatav	Symbol	Conditions	Vcc ·	< 4.5V	Vcc	≥ 4.5V	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↑setup time	t _{CSSI}		(*1)-50	(*1)+0	(*1)-50	(*1)+0	ns
SCK↓→SCS↓ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+50	(*2)+0	(*2)+50	ns
SCS deselect time	t _{CSDI}	clock operation	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	(*3)-50 +5t _{CYCP}	(*3)+50 +5t _{CYCP}	ns
SCS↑→SCK↑setup time	t _{CSSE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK↓→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS↑→SOT delay time	t _{DSE}	Glock operation	-	40	-	40	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value×serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value×serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM4 Family Peripheral Manual".
- When the external load capacitance C_L = 30pF.









High-speed synchronous serial (SPI = 0, SCINV = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Danamatan.	0	Pin	0	Vcc <	4.5V	V _{CC} ≥ 4	I.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	t _{SLOVI}	SCKx, SOTx		-10	+10	-10	+10	ns
SIN→SCK↑		SCKx,	Internal shift clock operation	14		12.5	_	ns
setup time	t _{IVSHI}	SINx		12.5*	-	12.5	-	115
SCK↑→SIN hold time	t _{SHIXI}	SCKx, SINx		5	-	5	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 5	=	2t _{CYCP} - 5	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↓→SOT delay time	t _{SLOVE}	SCKx, SOTx	External shift clock	-	15	-	15	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	operation	5	-	5	-	ns
OOKA OIN Fall Care		SCKx,		_		_		
SCK↑→SIN hold time	t _{SHIXE}	SINx		5	-	5	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx	7	-	5	-	5	ns

Notes:


- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the following pins.


No chip select: SIN4_1, SOT4_1, SCK4_1

- Chip select: SIN6_1, SOT6_1, SCK6_1, SCS6_1

When the external load capacitance C_L = 30pF. (For *, when C_L = 10pF)









High-speed synchronous serial (SPI = 0, SCINV = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Cumbal	Pin	Conditions	Vcc < 4	I.5V	Vcc≥	4.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{SHOVI}	SCKx, SOTx	Internal shift clock	-10	+10	-10	+10	ns
SIN→SCK↓		SCKx,		14		10.5		
setup time	t _{IVSLI}	SINx		12.5*	-	12.5	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx		5	-	5	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 5	-	2t _{CYCP} - 5	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx	External shift clock	-	15	-	15	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx	operation	5	-	5	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx		5	-	5	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the following pins.


No chip select: SIN4_1, SOT4_1, SCK4_1

- Chip select: SIN6_1, SOT6_1, SCK6_1, SCS6_1

- When the external load capacitance $C_L = 30pF$. (For *, when $C_L = 10pF$)









High-speed synchronous serial (SPI = 1, SCINV = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions	Vcc < 4	I.5V	Vcc≥	4.5V	Unit
Parameter	Symbol	Pin name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{SHOVI}	SCKx, SOTx		-10	+10	-10	+10	ns
SIN→SCK↓	1	SCKx,	Internal shift clock	14		40.5		
setup time	t _{IVSLI}	SINx	operation	12.5*	-	12.5	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx		5	-	5	-	ns
SOT→SCK↓ delay time	t _{SOVLI}	SCKx, SOTx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 5	-	2t _{CYCP} - 5	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx	External shift clock	-	15	-	15	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx	operation	5	-	5	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx		5	-	5	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the following pins.


No chip select: SIN4_1, SOT4_1, SCK4_1

- Chip select: SIN6_1, SOT6_1, SCK6_1, SCS6_1

When the external load capacitance $C_L = 30pF$. (For *, when $C_L = 10pF$)









High-speed synchronous serial (SPI = 1, SCINV = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Doromotor	Cymbal	Pin	Conditions	Vcc <	4.5V	V _{cc} ≥ 4	4.5V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Internal shift clock operation	t _{scyc}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	t _{SLOVI}	SCKx, SOTx	-	-10	+10	-10	+10	ns
SIN→SCK↑		SCKx,	Internal shift clock	14		12.5		
setup time	t _{IVSHI}	SINx	5	12.5*	-	12.5	=	ns
SCK↑→SIN hold time	t _{SHIXI}	SCKx, SINx		5	-	5	-	ns
SOT→SCK↑ delay time	t _{sovні}	SCKx, SOTx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 5	-	2t _{CYCP} - 5	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↓→SOT delay time	t _{SLOVE}	SCKx, SOTx	External shift clock	-	15	-	15	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	operation	5	-	5	-	ns
SCK↑→SIN hold time	t _{SHIXE}	SCKx, SINx		5	-	5	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- These characteristics only guarantee the following pins.


No chip select: SIN4_1, SOT4_1, SCK4_1

- Chip select: SIN6_1, SOT6_1, SCK6_1, SCS6_1

- When the external load capacitance $C_L = 30pF$. (For *, when $C_L = 10pF$)









When using high-speed synchronous serial chip select (SCINV = 0, CSLVL = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symbol	Conditions	Vcc < 4.5V		Vcc	≥ 4.5V	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↓→SCK↓setup time	t _{CSSI}		(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↑→SCS↑ hold time	t _{CSHI}	Internal shift clock	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t _{CSDI}	operation	(*3)-20 +5t _{CYCP}	(*3)+20 +5t _{CYCP}	(*3)-20 +5t _{CYCP}	(*3)+20 +5t _{CYCP}	ns
SCS↓→SCK↓setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↑→SCS↑ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCS↓→SOT delay time	t _{DSE}	operation -	-	25	-	25	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value×serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value×serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM4 Family Peripheral Manual".
- When the external load capacitance C_L = 30pF.









When using high-speed synchronous serial chip select (SCINV = 1, CSLVL = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symbol	Conditions	Vcc <	< 4.5V	Vcc≥	4.5V	Unit
Parameter	Syllibol	Conditions	Min	Max	Min	Max	- Onn
SCS↓→SCK↑setup time	t _{CSSI}		(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↓→SCS↑ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t _{CSDI}	clock operation	(*3)-20 +5t _{CYCP}	(*3)+20 +5t _{CYCP}	(*3)-20 +5t _{CYCP}	(*3)+20 +5t _{CYCP}	ns
SCS↓→SCK↑setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↓→SCS↑ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCS↓→SOT delay time	t _{DSE}	- clock operation	-	25	-	25	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value×serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value×serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM4 Family Peripheral Manual".
- When the external load capacitance C_L = 30pF.









When using high-speed synchronous serial chip select (SCINV = 0, CSLVL = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Cumbal	Conditions	Vcc -	< 4.5V	Vcc	≥ 4.5V	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↓setup time	t _{CSSI}		(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↑→SCS↓ hold time	t _{CSHI}	Internal shift clock	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t _{CSDI}	operation	(*3)-20 +5t _{CYCP}	(*3)+20 +5t _{CYCP}	(*3)-20 +5t _{CYCP}	(*3)+20 +5t _{CYCP}	ns
SCS↑→SCK↓setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↑→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCS↑→SOT delay time	t _{DSE}	operation	-	25	-	25	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value×serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value×serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM4 Family Peripheral Manual".
- When the external load capacitance C_L = 30pF.









When using high-speed synchronous serial chip select (SCINV = 1, CSLVL = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Damamatan	Comple of	Conditions	V _{CC}	< 4.5V	Vcc	≥ 4.5V	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↑setup time	t _{CSSI}		(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↓→SCS↓ hold time	t _{CSHI}	Internal shift	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t _{CSDI}	clock operation	(*3)-20 +5t _{CYCP}	(*3)+20 +5t _{CYCP}	(*3)-20 +5t _{CYCP}	(*3)+20 +5t _{CYCP}	ns
SCS↑→SCK↑setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↓→SCS↓ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCS↑→SOT delay time	t _{DSE}	- clock operation	-	25	-	25	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns

- (*1): CSSU bit value×serial chip select timing operating clock cycle [ns]
- (*2): CSHD bit value×serial chip select timing operating clock cycle [ns]
- (*3): CSDS bit value×serial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see "Block Diagram" in this datasheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM4 Family Peripheral Manual".
- When the external load capacitance C_L = 30pF.










External clock (EXT = 1): when in asynchronous mode only

Parameter	Symbol	Condition	Value		Unit	Remarks
Parameter	Syllibol	Condition	Min	Min Max Onit		Remarks
Serial clock "L" pulse width	t _{SLSH}		t _{CYCP} + 10	-	ns	
Serial clock "H" pulse width	t _{SHSL}		t _{CYCP} + 10	-	ns	
SCK falling time	tF	C _L = 30pF	-	5	ns	
SCK rising time	tR		-	5	ns	






12.4.12 External Input Timing

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Faranietei	Syllibol	Fili liaille	Conditions	Min	Max	Offic	Remarks
		ADTG	_	2tcyce*1		ns	A/D converter trigger input
		FRCKx] -	ZiCYCP	-		Free-run timer input clock
Input pulse	t _{INH} ,	, ICxx					Input capture
width	t _{INL}	DTTIxX	-	2t _{CYCP} *1	-	ns	Waveform generator
		INT00 to INT31,		2t _{CYCP} + 100*1	-	ns	External interrupt,
	NMIX	-	500* ²	-	ns	NMI	
		WKUPx	-	500* ³	-	ns	Deep standby wake up

^{*1:} t_{CYCP} indicates the APB bus clock cycle time except stop when in STOP mode, in timer mode.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see "Block Diagram" in this data sheet.

^{*3:} When in deep standby RTC mode, in deep standby STOP mode.



^{*2:} When in STOP mode, in timer mode.




12.4.13 Quadrature Position/Revolution Counter Timing


Davamatav	Cumbal	Conditions	V	alue alue	l l m i 4
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin "H" width	t _{AHL}	-			
AIN pin "L" width	t _{ALL}	-			
BIN pin "H" width	t _{BHL}	-			
BIN pin "L" width	t _{BLL}	-			
BIN rising time from AIN pin "H" level	t _{AUBU}	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin "H" level	t _{BUAD}	PC_Mode2 or PC_Mode3			
BIN falling time from AIN pin "L" level	t _{ADBD}	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin "L" level	t _{BDAU}	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin "H" level	t _{BUAU}	PC_Mode2 or PC_Mode3	2t _{CYCP} *	-	ns
BIN falling time from AIN pin "H" level	t _{AUBD}	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin "L" level	t _{BDAD}	PC_Mode2 or PC_Mode3			
BIN rising time from AIN pin "L" level	t _{ADBU}	PC_Mode2 or PC_Mode3			
ZIN pin "H" width	t_{ZHL}	QCR:CGSC = "0"			
ZIN pin "L" width	t_{ZLL}	QCR:CGSC = "0"			
AIN/BIN rising and falling time from determined ZIN level	t _{ZABE}	QCR:CGSC = "1"			
Determined ZIN level from AIN/BIN rising and falling time	t _{ABEZ}	QCR:CGSC = "1"			


^{*:} tcycp indicates the APB bus clock cycle time except stop when in STOP mode, in timer mode.


About the APB bus number which Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this data sheet.













12.4.14 PC Timing

Standard-mode, Fast-mode

Darameter	Cumbal	Conditions	Standa	ard-mode	Fast	-mode	Unit	Remarks
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0	-	0.6	-	μs	
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μs	
SCL clock "H" width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL ↑ → SDA ↓	t _{SUSTA}	C _L = 30pF,	4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t _{HDDAT}	$R = (Vp/I_{OL})^{*1}$	0	3.45*2	0	0.9*3	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SUDAT}		250	-	100	-	ns	
STOP condition setup time SCL ↑ → SDA ↑	t _{susто}		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		4.7	-	1.3	-	μs	
		2MHz ≤ t _{CYCP} <40MHz	2t _{CYCP} *4	-	2t _{CYCP} *4	-	ns	
		40MHz ≤ t _{CYCP} <60MHz	4t _{CYCP} *4	-	4t _{CYCP} *4	-	ns	
		60MHz ≤ t _{CYCP} <80MHz	6t _{CYCP} *4	-	6t _{CYCP} *4	-	ns	
Nicios Ellen		80MHz ≤ t _{CYCP} <100MHz	8t _{CYCP} *4	-	8t _{CYCP} *4	-	ns	*5
Noise filter	t _{SP}	100MHz ≤ t _{CYCP} <120MHz	10t _{CYCP} *4	-	10t _{CYCP} *4	-	ns	[*] 5
		120MHz ≤ t _{CYCP} <140MHz	12t _{CYCP} *4	-	12t _{CYCP} *4	-	ns	
		140MHz ≤ t _{CYCP} <160MHz	14t _{CYCP} *4	-	14t _{CYCP} *4	-	ns	
		160MHz ≤ t _{CYCP} <180MHz	16t _{CYCP} *4	-	16t _{CYCP} *4	-	ns	

^{*1:} R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

 $^{^*2}$: The maximum t_{HDDAT} must satisfy that it does not extend at least "L" period (t_{LOW}) of device's SCL signal.

^{*3:} A Fast-mode I²C bus device can be used on a Standard-mode I²C bus system as long as the device satisfies the requirement of "tsudat ≥ 250 ns".

^{*4:} tcycp is the APB bus clock cycle time.

About the APB bus number that I²C is connected to, see "Block Diagram" in this data sheet.

^{*5:} The noise filter time can be changed by register settings.

Change the number of the noise filter steps according to APB bus clock frequency.




Fast-mode Plus (Fm+)

Darameter	Cumbal	Conditions	Fast-mode	e Plus (Fm+)* ⁶	Linit	Domorko
Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
SCL clock frequency	F _{SCL}		0	1000	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		0.26	-	μs	
SCL clock "L" width	t _{LOW}		0.5	-	μs	
SCL clock "H" width	t _{HIGH}		0.26	-	μs	
SCL clock frequency	t _{SUSTA}		0.26	-	μs	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDDAT}	$C_L = 30pF,$ $R = (Vp/I_{OL})^{*1}$	0	0.45*2, *3	μs	
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t _{SUDAT}		50	-	ns	
STOP condition setup time SCL ↑ → SDA ↑	t _{susto}		0.26	-	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		0.5	-	μs	
		$60MHz ≤ t_{CYCP} < 80MHz$	6 t _{CYCP} *4	-	ns	
		$80MHz \le t_{CYCP} < 100MHz$	8 t _{CYCP} *4	-	ns	
Noice filter		100MHz ≤ t _{CYCP} <120MHz	10 t _{CYCP} *4	-	ns	*5
Noise filter	t _{SP}	120MHz ≤ t _{CYCP} <140MHz	12 t _{CYCP} *4	-	ns	5
		140MHz ≤ t _{CYCP} <160MHz	14 t _{CYCP} *4	-	ns	
		160MHz ≤ t _{CYCP} <180MHz	16 t _{CYCP} *4	-	ns	

- *1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.
- *2: The maximum thddat must satisfy that it does not extend at least "L" period (tLow) of device's SCL signal.
- *3: A Fast-mode I²C bus device can be used on a Standard-mode I²C bus system as long as the device satisfies the requirement of "tsudat" ≥ 250 ns".
- *4: tcycp is the APB bus clock cycle time.
 - About the APB bus number that I²C is connected to, see "Block Diagram" in this data sheet.
- To use Fast-mode Plus (Fm+), set the peripheral bus clock at 64 MHz or more.
- *5: The noise filter time can be changed by register settings.

 Change the number of the noise filter steps according to APB bus clock frequency.
- *6: When using Fast-mode Plus (Fm+), set the I/O pin to the mode corresponding to I²C Fm+ in the EPFR register. See "Chapter: I/O Port" in "FM4 Family Peripheral Manual" for the details.





12.4.15 SD Card Interface Timing

Default-Speed Mode

 $\blacksquare Clock \ CLK \ (All \ values \ are \ referred to \ V_{IH} \ and \ V_{IL})$

 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions	Va	lue	Remarks
Faranietei	Syllibol	Fili lialile	Conditions	Min	Max	Remarks
Clock frequency Data Transfer Mode	f _{PP}	S_CLK		0	16	MHz
Clock frequency Identification Mode	f _{OD}	S_CLK	C _{CARD} ≤ 10pF	0*/100	400	kHz
Clock low time	t _{WL}	S_CLK	(1card)	10	-	ns
Clock high time	t _{wH}	S_CLK		10	-	ns
Clock rising time	t _{TLH}	S_CLK		-	10	ns
Clock falling time	t _{THL}	S_CLK		-	10	ns


^{*: 0}Hz means to stop the clock. The given minimum frequency range is for cases were continues clock is required.

■ Card Inputs CMD. DAT (referenced to Clock CLK)

Doromotor	Cumbal	Pin name	Conditions	Val	Remarks		
Parameter	Symbol	Pili lialile	Conditions	Min	Max	Remarks	
Input set-up time	t _{isu}	S_CMD, S_DATA3:0	C _{CARD} ≤ 10pF	5	-	ns	
Input hold time	t _{IH}	S_CMD, S_DATA3:0	(1card)	5	-	ns	

■Card Outputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin name	Conditions	Val	Remarks	
			Conditions	Min	Max	IVEIIIAINS
Output Delay time during Data Transfer Mode	t _{ODLY}	S_CMD, S_DATA3:0	C _{CARD} ≤ 40pF	0	22	ns
Output Delay time durinn Identification Mode	t _{ODLY}	S_CMD, S_DATA3:0	(1card)	0	50	ns



Note:

 The Card Input corresponds to the Host Output and the Card Output corresponds to the Host Input because this model is the Host.



High-Speed Mode

■Clock CLK (All values are referred to V_{IH} and V_{IL})

 $(V_{CC} = 2.7V \text{ to } 3.6V, V_{SS} = 0V)$

Parameter	Symbol	Pin name	Conditions	Va	Remarks		
Farameter	Syllibol	Pili liaille	Conditions	Min	Max	IXelliai KS	
Clock frequency Data Transfer Mode	f _{PP}	S_CLK		0	32	MHz	
Clock low time	t _{WL}	S_CLK	C _{CARD} ≤ 10pF	7	-	ns	
Clock high time	t _{wH}	S_CLK	(1card)	7	-	ns	
Clock rising time	t _{TLH}	S_CLK		-	3	ns	
Clock falling time	t _{THL}	S CLK		-	3	ns	


■Card Inputs CMD, DAT (referenced to Clock CLK)

Doromotor	Symbol	Pin name	Conditions	Val	Remarks	
Parameter		riii iiaiiie	Conditions	Min	Max	Kemarks
Input set-up time	t _{ISU}	S_CMD, S_DATA3:0	C _{CARD} ≤ 10pF	8	-	ns
Input hold time	t _{IH}	S_CMD, S_DATA3:0	(1card)	2	-	ns

■Card Outputs CMD, DAT (referenced to Clock CLK)

Parameter	Symbol	Pin name	Conditions	Val	Remarks	
			Conditions	Min	Max	Remarks
Output Delay time during Data Transfer Mode	t _{ODLY}	S_CMD, S_DATA3:0	C _L ≤ 40pF (1card)	-	22	ns
Output Hold time	t _{OH}	S_CMD, S_DATA3:0	C _L ≥ 15pF (1card)	2.5	-	ns
Total System capacitance for each line*	CL	-	1card	-	40	pF

^{*:} In order to satisfy severe timing, host shall drive only one card.



- The Card Input corresponds to the Host Output and the Card Output corresponds to the Host Input because this model is the Host
- In high-speed mode, set the Clock frequency (fPP) and the AHB Bus Clock frequency to the same values.




12.4.16 ETM Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Din namo	Pin name Conditions		lue	Unit	Remarks
Parameter	Syllibol	Fili liaille	Conditions	Min	Max	Ullit	Remarks
Data hald		TRACECLK,	V _{CC} ≥ 4.5V	2	9		
Data noid	Data hold t _{ETMH}	TRACED[3:0]	V _{CC} < 4.5V	2	15	ns	
TRACECLK	47.		V _{CC} ≥ 4.5V	-	50	MHz	
frequency	1/ t _{TRACE}	TRACECLK	V _{CC} < 4.5V	-	32	MHz	
TRACECLK clock cycle t_{TRACE}	TRACECLK	V _{CC} ≥ 4.5V	20	-	ns		
	^L TRACE		V _{CC} < 4.5V	31.25	-	ns	

Note:

- When the external load capacitance $C_L = 30pF$.






12.4.17 JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol Pin name		Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Fill flame	Conditions	Min	Max	Oilit	Kelliaiks
TMC TDI cotun time		TCK,	V _{CC} ≥ 4.5V	4.5			
TMS, TDI setup time	t _{JTAGS}	TMS, TDI	V _{CC} < 4.5V	15	-	ns	
TMS, TDI hold time	+	TCK,	V _{CC} ≥ 4.5V	- 15		ns	
TWO, TOT HOW WITE	T _{JTAGH}	TMS, TDI	V _{CC} < 4.5V	13	_	115	
TDO delay time	t _{JTAGD}	TCK, TDO	V _{CC} ≥ 4.5V	-	25		
			V _{CC} < 4.5V	-	45	ns	

Note:

- When the external load capacitance $C_L = 30pF$.





12.5 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V)$

D	0	Din nome		Value		1114	Domorko							
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks							
Resolution	-	-	-	-	12	bit								
Integral Nonlinearity	-	-	- 4.5	-	+ 4.5	LSB								
Differential Nonlinearity	-	-	-2.5	-	+ 2.5	LSB	AVRH = 2.7V to							
Zero transition voltage	V_{ZT}	ANxx	- 15	-	+ 15	mV	5.5V							
Full-scale transition voltage	V _{FST}	ANxx	AVRH - 15	-	AVRH + 15	mV	3.5V							
Conversion time	-	-	0.5*1	-	-	μs	AV _{CC} ≥ 4.5V							
Sampling time*2	Ts		0.15	-	10		AV _{CC} ≥ 4.5V							
Sampling time -	IS	-	0.3	-	10	μs	AV _{CC} < 4.5V							
Commons alsola sunta*3	Table		25	-	1000		AV _{CC} ≥ 4.5V							
Compare clock cycle*3	Tcck	-	50	-	1000	ns	AV _{CC} < 4.5V							
State transition time to operation permission	Tstt	-	-	-	1.0	μs								
Power supply current	_	AVCC	-	0.69	0.92	mA	A/D 1unit operation							
(analog + digital)	-	AVCC	-	1.0	18	μA	When A/D stop							
Reference power supply current	_	AVRH	_	1.1	1.97	mA	A/D 1unit operation AVRH = 5.5V							
(AVRH)			7	7		7,01,01	7,0101	AVIXII	AVRH		0.3	6.3	μΑ	When A/D stop
Analog input capacity	C _{AIN}	-	-	-	12.05	pF								
Analog input resistance	R _{AIN}	-	-	-	1.2 1.8	kΩ	$AV_{CC} \ge 4.5V$ $AV_{CC} < 4.5V$							
Interchannel disparity	-	-	-	-	4	LSB								
Analog port input leak current	-	ANxx	-	-	5	μΑ								
Analog input voltage	-	ANxx	AV _{SS}	-	AVRH	V								
D.f	-	A) (D) I	4.5	-	AV _{CC}	.,	Tcck < 50ns							
Reference voltage		I AV/RH H	2.7	-	AV _{CC}	V	Tcck ≥ 50ns							

^{*1:} The conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is when the value of sampling time: 150ns, the value of compare time: 350ns (AV_{CC} ≥ 4.5V). Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck). For setting*⁴ of sampling time and compare clock cycle, see "Chapter: A/D Converter" in "FM4 Family PERIPHERAL MANUAL Analog Macro Part". The register setting of the A/D Converter is reflected by the peripheral clock timing. The sampling and compare clock are set at Base clock (HCLK).


Document Number: 002-04918 Rev. *E

^{*2:} A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1).

^{*3:} The compare time (Tc) is the value of (Equation 2).

^{*4:} The register setting of the A/D Converter is reflected by the timing of the APB bus clock. The sampling clock and compare clock are set in base clock (HCLK). About the APB bus number which the A/D Converter is connected to, see "Block Diagram" in this data sheet.





(Equation 1) Ts \geq (R_{AIN} + Rext) × C_{AIN} × 9

Ts: Sampling time

R_{AIN}: Input resistance of A/D = $1.2k\Omega$ at $4.5V \le AV_{CC} \le 5.5V$

Input resistance of A/D = $1.8k\Omega$ at $2.7V \le AV_{CC} \le 4.5V$

C_{AIN}: Input capacity of A/D = 12.05pF at $2.7V \le AV_{CC} \le 5.5V$

Rext: Output impedance of external circuit

(Equation 2) Tc = Tcck × 14

Tc: Compare time

Tcck: Compare clock cycle



Definition of 12-bit A/D Converter Terms

■Resolution: Analog variation that is recognized by an A/D converter.


■Integral Nonlinearity: Deviation of the line between the zero-transition point (0b00000000000 ←→ 0b00000000001)

and the full-scale transition point (0b11111111111 $\stackrel{.}{0} \leftarrow \rightarrow 0$ b11111111111) from the actual

conversion characteristics.

■ Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code

by 1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{11.SB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{11.SB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

VzT: Voltage at which the digital output changes from 0x000 to 0x001. VFST: Voltage at which the digital output changes from 0xFFE to 0xFFF. VNT: Voltage at which the digital output changes from 0x(N - 1) to 0xN.



12.6 12-bit D/A Converter

Electrical Characteristics for the D/A Converter

 $(V_{CC} = AV_{CC} = 2.7Vto5.5V, V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Syllibol	name	Min	Тур	Max	Ollit	Keiliaiks
Resolution	-		-	-	12	bit	
Conversion time	tc20		0.56	0.69	0.81	μs	Load 20pF
Conversion time	tc100		2.79	3.42	4.06	μs	Load 100pF
Integral Nonlinearity*	INL		- 16	-	+ 16	LSB	
Differential Nonlinearity*	DNL	DAx	- 0.98	-	+ 1.5	LSB	
Output voltage offset	V _{OFF}		-	-	10.0	mV	When setting 0x000
Output voltage offset			- 20.0	-	+ 1.4	mV	When setting 0xFFF
A malan autout insuadans	_		3.10	3.80	4.50	kΩ	D/A operation
Analog output impedance	Ro		2.0	-	-	ΜΩ	When D/A stop
	IDDA		260	330	410	μA	D/A 1unit operation AV _{CC} = 3.3V
Power supply current*	IDDA	AVCC	400	510	620	μA	D/A 1unit operation AV _{CC} = 5.0V
Tower supply surrent	IDSA		-	-	14	μΑ	When D/A stop

^{*:} During no load



12.7 Low-Voltage Detection Characteristics

12.7.1 Low-Voltage Detection Reset

Parameter	Symbol	Conditions		Value		Unit	Remarks	
			Min	Тур	Max	Ullit		
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises	

12.7.2 Interrupt of Low-Voltage Detection

Parameter	Symbol	Conditions		Valu	е	Unit	Remarks	
	Symbol	Conditions	Min	Тур	Max	Ullit	Remarks	
Detected voltage	VDL	SVHI = 00111	2.58	2.8	3.02	V	When voltage drops	
Released voltage	VDH	SVHI = 00111	2.67	2.9	3.13	V	When voltage rises	
Detected voltage	VDL	CVIII - 00400	2.76	3.0	3.24	V	When voltage drops	
Released voltage	VDH	SVHI = 00100	2.85	3.1	3.34	V	When voltage rises	
Detected voltage	VDL	0) // // 04400	2.94	3.2	3.45	V	When voltage drops	
Released voltage	VDH	SVHI = 01100	3.04	3.3	3.56	V	When voltage rises	
Detected voltage	VDL	0) // // 04444	3.31	3.6	3.88	V	When voltage drops	
Released voltage	VDH	SVHI = 01111	3.40	3.7	3.99	V	When voltage rises	
Detected voltage	VDL	0) // // 04440	3.40	3.7	3.99	V	When voltage drops	
Released voltage	VDH	SVHI = 01110	3.50	3.8	4.10	V	When voltage rises	
Detected voltage	VDL	0)/111 04004	3.68	4.0	4.32	V	When voltage drops	
Released voltage	VDH	SVHI = 01001	3.77	4.1	4.42	V	When voltage rises	
Detected voltage	VDL	0.444	3.77	4.1	4.42	V	When voltage drops	
Released voltage	VDH	SVHI = 01000	3.86	4.2	4.53	V	When voltage rises	
Detected voltage	VDL	0) (111 44000	3.86	4.2	4.53	V	When voltage drops	
Released voltage	VDH	SVHI = 11000	3.96	4.3	4.64	V	When voltage rises	
LVD stabilization wait time	T _{LVDW}	-	-	-	4480×t _{CYCP} *	μs		

^{*:} tcycp indicates the APB2 bus clock cycle time.



12.8 MainFlash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V)$

Parameter		Value			Unit	Remarks		
		Min	Тур	Max	Ullit	Remarks		
Contar arosa tima	Large Sector		0.7	0.7 3.7		Includes write time prior to internal areas		
Sector erase time	Small Sector	-	0.3	1.1	S	Includes write time prior to internal erase		
Half word (16-bit)	Write cycles ≤ 100 times		40	100		Not including system-level overhead time		
write time	Write cycles > 100 times	-	12	200	μs			
Chip erase time		-	13.6	68	s	Includes write time prior to internal erase		

Write cycles and data hold time

Erase/Write cycles (cycle)	Data hold time (year)					
1,000	20 *					
10,000	10 *					
100,000	5*					

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).

12.9 WorkFlash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V)$

Parameter	Value			Unit	Remarks		
Farameter	Min	Тур	Max	Offic	iveillaiks		
Sector erase time	-	0.3	1.5	S	Includes write time prior to internal erase		
Half word (16-bit) write time	1	20	200	μs	Not including system-level overhead time		
Chip erase time	-	1.2	6	s	Includes write time prior to internal erase		

Write cycles and data hold time

Erase/Write cycles (cycle)	Data hold time (year)					
1,000	20 *					
10,000	10 *					
100,000	5*					

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).



12.10Standby Recovery Time

12.10.1 Recovery cause: Interrupt/WKUP

The time from recovery cause reception of the internal circuit to the program operation start is shown.


Recovery count time

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	V	alue	Linit	Remarks
Parameter		Тур	Max*	- Unit	
Sleep mode		HCLK×1		μs	
High-speed CR Timer mode Main Timer mode PLL Timer mode		40	80	μs	
Low-speed CR timer mode		450	900	μs	
Sub timer mode		896	1136	μs	
RTC mode stop mode (High-speed CR /Main/PLL run mode return)	Ticnt	316	581	μs	
RTC mode stop mode (Low-speed CR/sub run mode return)		270	540		
Deep standby RTC mode with RAM retention		365	667	μs	without RAM retention
Deep standby stop mode with RAM retention		365	667	μs	with RAM retention

^{*:} The maximum value depends on the built-in CR accuracy.


Example of standby recovery operation (when in external interrupt recovery*)



^{*:} External interrupt is set to detecting fall edge.



Example of standby recovery operation (when in internal resource interrupt recovery*)



^{*:} Depending on the standby mode, interrupt from the internal resource is not included in the recovery cause.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM4 Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter: Low Power Consumption Mode" in "FM4 Family Peripheral Manual".



12.10.2 Recovery cause: Reset

The time from reset release to the program operation start is shown.


Recovery count time

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Value		Unit	Remarks
		Тур	Max*	Unit	Remarks
Sleep mode		155	266	μs	
High-speed CR Timer mode Main Timer mode PLL Timer mode		155	266	μs	
Low-speed CR timer mode	Trent	315	567	μs	
Sub timer mode		315	567	μs	
RTC mode stop mode		315	567	μs	
Deep standby RTC mode with RAM retention Deep standby stop mode with RAM retention		336	μs μs	μs	without RAM retention
				μs	with RAM retention


^{*:} The maximum value depends on the built-in CR accuracy.

Example of standby recovery operation (when in INITX recovery)





Example of standby recovery operation (when in internal resource reset recovery*)



^{*:} Depending on the standby mode, the reset issue from the internal resource is not included in the recovery cause.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See "Chapter: Low Power Consumption Mode" and "Operations of Standby Modes" in FM4 Family Peripheral Manual.
- The time during the power-on reset/low-voltage detection reset is excluded to the recovery source. See "12.4.7 Power-on Reset Timing" in "12.4. AC Characteristics" in "12.Electrical Characteristics" for the detail on the time during the power-on reset/low-voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.




13. Ordering Information


Part Number	Flash	RAM	Package		
MB9BF168MPMC-G-JNE2	1 MB	128 KB	Plactic - LOCD (0.5 mm nitch) 90 nin		
MB9BF167MPMC-G-JNE2	768 KB	96 KB	Plastic • LQFP (0.5 mm pitch), 80 pin		
MB9BF166MPMC-G-JNE2	512 KB	64 KB	(LQH080)		
MB9BF168NPMC-G-JNE2	1 MB	128 KB	Blacking LOED (0.5 mag witch) 400 min		
MB9BF167NPMC-G-JNE2	768 KB	96 KB	Plastic • LQFP (0.5 mm pitch), 100 pin		
MB9BF166NPMC-G-JNE2	512 KB	64 KB	(LQI100)		
MB9BF168RPMC-G-JNE2	1 MB	128 KB	Plantin LOFP (0.5 many mitals), 400 min		
MB9BF167RPMC-G-JNE2	768 KB	96 KB	Plastic • LQFP (0.5 mm pitch), 120 pin		
MB9BF166RPMC-G-JNE2	512 KB	64 KB	(LQM120)		




14. Package Dimensions

Package Type	Package Code
LQFP-120	LQM120





BOTTOM VIEW







SYMBOL	DIMENSIONS		
STWIBOL	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.05	_	0.15
b	0.17	0.22	0.27
С	0.115		0.195
D	18.00 BSC		
D1	16.00 BSC		
е	0.50 BSC		
E	18.00 BSC		
E1	16.00 BSC		
L	0.45	0.60	0.75
θ	0°	_	8°

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS, DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- 9. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.
- 11. JEDEC SPECIFICATION NO. REF: N/A.

PACKAGE OUTLINE, 120 LEAD LQFP 18.0X18.0X1.7 MM LQM120 REV**


002-16172 **




Package Type	Package Code
LQFP-100	LQI100



0.08 C



BOTTOM VIEW





SYMBOL	DIMENSIONS		
SYMBOL	MIN.	NOM.	MAX.
Α	—		1.70
A1	0.05	_	0.15
b	0.15	—	0.27
С	0.09	_	0.20
D	16.00 BSC		
D1	14.00 BSC		
е	0.50 BSC		
E	16.00 BSC		
E1	14.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70

SIDE VIEW

NOTES:


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ② DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- AT DATUM SA-B AND D TO BE DETERMINED AT DATUM PLANE H.
- 4 TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOTINCLUDE MOLD PROTRUSION. ALLOW ABLE PROTRUSION IS 0.25 m m PRE SIDE.
 - DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- 9. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 100 LEAD LQFP 14.0X14.0X1.7 MM LQI100 REV*A

002-11500 *A



Package Type	Package Code
QFP-100	PQH100



SYMBOL	DIM	NS.	
STWIBUL	MIN.	NOM.	MAX.
Α	_	_	3.35
A1	0.05	_	0.45
b	0.27	0.32	0.37
С	0.11	_	0.23
D	23.90 BSC		
D1	20.00 BSC		
е	0.65 BSC		
E	17.90 BSC		
E1	14.00 BSC		
θ	0° —		8°
L	0.73	0.88	1.03
L1	1.95 REF		
L2	0.25 BSC		


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 - DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 100 LEAD QFP 20.00X14.00X3.35 MM PQH100 REV**

002-15156 **



Package Type	Package Code
LQFP-80	LQH080



SYMBOL	DIMENSIONS		
OTMBOL	MIN.	NOM.	MAX.
Α			1.70
A1	0.05	_	0.15
b	0.15		0.27
С	0.09		0.20
D	14.00 BSC.		
D1	12.00 BSC.		
е	0.50 BSC		
E	14.00 BSC.		
E1	12.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.

DETAIL A

- $\underline{\mathbb{A}}$ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- A TO BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE. DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b
 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.


PACKAGE OUTLINE, 80 LEAD LQFP 12.0X12.0X1.7 MM LQH080 Rev **

SECTION A-A'

002-11501 **



Package Type	Package Code
LQFP-80	LQJ080



SYMBOL	DIMENSIONS		
STWIBOL	MIN.	NOM.	MAX.
Α	_		1.70
A1	0.00		0.20
b	0.16	0.32	0.38
С	0.09		0.20
D	16.00 BSC		
D1	14.00 BSC		
е	0.65 BSC		
E	16.00 BSC		
E1	14.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	_	8°


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.


PACKAGE OUTLINE, 80 LEAD LQFP 14.0X14.0X1.7 MM LQJ080 REV**


002-14043 **




Package Type	Package Code
BGA-112	LDC112









SYMBOL		DIMENSIONS				
		MIN. NOM.		MAX.		
	Α				1.35	
A1		0.15 0.25 0		0.35		
D		7.00 BSC				
	Е		7.00 BSC			
	D1		6.00 BSC			
	E 1		6.00 BSC			
MD		13				
ME		13				
n		112				
Фь		0.20	0.30	0.40		
	еD		0.50 BSC			
	еE		0.50 BSC			
SD/SE				0.00		

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONS AND TOLERANCES METHODS PER ASME Y14.5-2009. THIS OUTLINE CONFORMS TO JEP95, SECTION 4.5.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-010.
- 4. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.


 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠DIMENSION "6" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- ⚠ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- ⚠A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK. METALLIZED MARK INDENTATION OR OTHER MEANS.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.


PACKAGE OUTLINE, 112 BALL FBGA 7.0X7.0X1.35 MM LDC112 REV**


002-16663 **




Package Type	Package Code
BGA-144	LDC144









SYM BOL	DIMENSIONS			
STWIBOL	MIN. NOM.		MAX.	
Α		_	1.30	
A1	0.15 0.25		0.35	
D	7.00 BSC			
E	7.00 BSC			
D1	6.00 BSC			
E 1	6.00 BSC			
MD	13			
ME	13			
n	144			
Фь	0.20	0.30	0.40	
eD	0.50 BSC			
eE	0.50 BSC			
SD/SE	0.00			

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONS AND TOLERANCES METHODS PER ASME Y14.5-2009. THIS OUTLINE CONFORMS TO JEP95, SECTION 4.5.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-010.
- 4. "e" REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

 SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 IN IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠DIMENSION "5" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- ⚠ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK. METALLIZED MARK INDENTATION OR OTHER MEANS.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

PACKAGE OUTLINE, 144 BALL FBGA 7.0X7.0X1.3 MM LDC144 REV**

002-16662 **



15. Major Changes

Spansion Publication Number: DS709-00004

Page	Section	Change Results		
-	-	Preliminary → Data Sheet		
1	Description	Deleted the following description: The products which are described in this data sheet are placed into TYPE4 product categories in "FM4 Family PERIPHERAL MANUAL".		
3	Features Multi-Function Serial Interface [I ² c]	Revised the following description: Fast mode Plus (Fm+) (Max 1000 kbps, only for ch.3 and ch.7) supported →Fast mode Plus (Fm+) (Max 1000 kbps, only for ch.3=ch.A and ch.7=ch.B) supported		
7	Features Unique Id	Added new section		
9	Product Lineup Function	Added "Unique ID"		
51, 52	I/O Circuit Type	Revised the remarks of "Type O, P, Q"		
59	Handling Devices Handling When Using Debug Pins	Added new section		
60	Block Diagram	Revised the block diagram		
72	Electrical Characteristics 2. Recommended Operating Conditions	Revised "Table for package thermal resistance and maximum permissible power"		
75 to 80	Electrical Characteristics 3. Dc Characteristics (1) Current Rating	Revised the value of TBD Added the note to "ICCVBAT"		
85	Electrical Characteristics 4. Ac Characteristics (2) Sub Clock Input Characteristics	Revised the waveform chart		
85	Electrical Characteristics 4. Ac Characteristics (3) Built-In Cr Oscillation characteristics	Revised the value of TBD Revised the table and the note of "Built-in High-speed CR"		
144	Electrical Characteristics 5. 12-Bit A/D Converter Electrical Characteristics for the A/D Converter	Revised the value of TBD Revised the condition of the electrical characteristics table		
147	Electrical Characteristics 6. 12-Bit D/A Converter Electrical Characteristics for the D/A Converter	Revised the value of TBD Revised the condition and Remarks of the electrical characteristics table		
150	Electrical Characteristics 10. Standby Recovery Time (1) Recovery Cause: Interrupt/Wkup	Revised the value of TBD Revised the table of Recovery count time		
152	Electrical Characteristics 10. Standby Recovery Time (2) Recovery Cause: Reset	Revised the value of TBD Revised the table of Recovery count time		

Note: Please see "Document History" about later revised information.



Document History

Document Title: MB9B160R Series, 32-bit ARM® Cortex®-M4F FM4 Microcontroller

Document Number: 002-04918

Revision	MB9B160R Series ECN	Orig. of Change	Submission Date	Description of Change
**	-	AKIH	06/27/2013	Migrated to Cypress and assigned document number 002-04918. No change to document contents or format.
*A	5162380	AKIH	03/07/2016	Updated to Cypress template.
*B	5516291	YSKA	02/02/2017	Updated "12.4.7 Power-On Reset Timing". Changed parameter from "Power Supply rise time(Tr)[ms]" to "Power ramp rate(dV/dt)[mV/us]" and add some comments (Page 84)
				Modified the Chapter name "12.4.11 UART Timing" to "12.4.11 CSIO/UART Timing". (Page 97)
				Modified "12.4.11 CSIO/UART Timing)". Deleted "SPI=1, MS=0" in the titles and added MS=0,1 in the schematic (Page 105-112, 121-128)
				Added the Baud rate spec in "12.4.12 CSIO/UART Timing".(Page 97, 99, 101, 103)
				"Modified RTC description in "Features, Real-Time Clock(RTC)" Changed starting count value from 01 to 00. Deleted "second, or day of the week" in the Interrupt function (Page 3)
				Added Maximum Access size in "Features" (Page 1)
				Modifications related to the VBAT in the following chapter. "7. Handling Devices" Notes on Power-on (Page 54) "11. Pin Status in Each CPU State" List of VBAT Domain Pin Status (Page 66) "12.3.1 Current Rating" Table12-9. Typical and Maximum Current Consumption in Deep Standby STOP Mode, Deep Standby RTC Mode and VBAT (Page 77)
				Added Notes for JTAG (Page 42), Changed "J-TAG" to JTAG" in "4 List of Pin Functions" (Page 30)
				Modify typo in number of power supply (Three -> Two) (Page 4) Updated Package code and dimensions as follows (Page 8-14, 68, 150- 156)
				FPT-120P-M37 -> LQM120, FPT-100P-M23 -> LQI100, FPT-100P-M36 -> PQH100, FPT-80P-M37 -> LQH080, FPT-80P-M40 -> LQJ080, BGA-112P-M05 -> LDC112, BGA-144P-M09 -> LDC144
				Changed the mode name of I2C as follows (Page 2, 133-134)
				Typical mode -> Standard-mode, High-speed mode -> Fast-mode
				Modified from "Analog port input current" to "Analog port input leak current" in "12.5 12-bit A/D Converter" (Page 139)
				Modified according to the Datasheet Errata as below (No.1-9) 1. Modified Reference voltage value in "Electrical Characteristics for the A/D Converter" in "12.5 12-bit A/D Converter" (Page 139) 2. Modified typo in "Features, Processor version" (Page 1)
				3. Updated Remarks of Type H, I in "5. I/O Circuit Type" (Page 45)



Revision	MB9B160R Series ECN	Orig. of Change	Submission Date	Description of Change
				 Updated "List of VBAT Domain Pin Status" (Page 66) Modified "12.2 Recommended Operating Conditions" (Page 68) Added "Frequency stabilization time" spec in "12.4.3 Built-in CR Oscillation Characteristics" (Page 82) Added "Conversion time" spec in "12.6 12-bit D/A Converter" (Page 142) Modified some spec values in "12.10.1 Recovery cause: Interrupt/WKUP" (Page 145) and "12.10.2 Recovery cause: Reset" (Page 147) Modified the "sampling time" and "State transition time to operation permission" spec values in "12.5 12-bit A/D Converter" (Page 139) Deleted MPNs below from "13. Ordering Information" (Page 149) MB9BF166RBGL-GE1, MB9BF167RBGL-GE1, MB9BF168RBGL-GE1 Added MPNs below to "13. Ordering Information" (Page 149) MB9BF166RBGL-GK7E1, MB9BF167RBGL-GK7E1, MB9BF168RBGL-GK7E1 Updated IO circuit (type A, N, O) (Page 43) Modified the expression of the "Reference power supply current" "12.5 12-bit A/D Converter" (Page 139) Modified the expression of the "Built-in CR" and add Note in the "1. Product Lineup" (Page 7) Modified typo (SCLKx_0 -> SCKx_0) (Page 97, 99, 101, 103)
*C	5738077	YSAT	05/16/2017	Updated Cypress Logo and Copyright.
*D	5873294	HUAL	09/25/2017	Fix minor issues listed in CDT 270742: 1.new note format had been updated from *x to *x 2.double heading number had been cancelled on chapter 12.2 3.some chapter number missed in reference 4.change this sentence "In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in Highspeed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only" to sentence "Between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage, instruction execution and low voltage detection function by built-in Highspeed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate"
*E	6623270	XITO	07/15/2019	Updated Ordering Information: Updated part numbers. Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries

© Cypress Semiconductor Corporation, 2013-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to property design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component o

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-04918 Rev. *E July 15, 2019 Page 160 of 160