## 16-bit Proprietary Microcontroller

CMOS

# F<sup>2</sup>MC-16LX MB90550A/550B Series

## MB90552A/552B/553A/553B/T552A/T553A MB90F553A/P553A/V550A

### DESCRIPTION

The MB90550A/550B series is a line of general-purpose, high-performance, 16-bit microcontrollers designed for applications which require high-speed real-time processing, such as industrial machines, OA equipment, and process control systems.

While inheriting the AT architecture of the F<sup>2</sup>MC\*-8 family, the instruction set for the MB90550A/550B series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, the MB90550A/550B has an on-chip 32-bit accumulator which enables processing of long-word data.

MB90552B and MB90553B are radiation noise decreased type. There are no change in the functional specification.

\*: F<sup>2</sup>MC is the abbreviation of FUJITSU MICROELECTRONICS Flexible Microcontroller.

### FEATURES

- Minimum instruction execution time: 62.5 ns (at oscillation of 4 MHz, × four times the PLL clock)
- Maximum memory space: 16 Mbytes

(Continued)

The information for microcontroller supports is shown in the following homepage. Be sure to refer to the "Check Sheet" for the latest cautions on development.

### "Check Sheet" is seen at the following support page

"Check Sheet" lists the minimal requirement items to be checked to prevent problems beforehand in system development.

http://edevice.fujitsu.com/micom/en-support/

Copyright©2002-2008 FUJITSU MICROELECTRONICS LIMITED All rights reserved 2008.9



- Instruction set optimized for controller applications Supported data types: Bit, byte, word and long word Typical addressing mode: 23 types Enhanced precision calculation realized by 32-bit accumulator Enhanced signed multiplication/division instruction and RETI instruction functions
   Instruction set designed for high lovel language (C) and multi-task operations
- Instruction set designed for high level language (C) and multi-task operations Adoption of system stack pointer
   Symmetrical instruction set and barrel shift instructions
- Integrated address match detection function (for two address pointers)
- Faster execution speed: 4-byte queue
- Powerful interrupt functions (Eight priority levels programmable) External interrupt inputs: 8 channels
- Data transfer functions (Intelligent I/O service): Up to 16 channels DTP request inputs: 8 channels
- Embedded ROM size (EPROM, Flash: 128 Kbytes) Mask ROM: 64 Kbytes/128 Kbytes
- Embedded RAM size (EPROM, Flash: 4 Kbytes) Mask ROM: 2 Kbytes/4 Kbytes
- General-purpose ports: Up to 83 channels (Input pull-up resistor settable for: 16 channels; Open drain settable for: 8 channels; I/O open drains: 6 channels)
- A/D converter (RC successive approximation type): 8 channels (Resolution: 8 or 10 bits selectable; Conversion time of 26.3 μs minimum)
- UART: 1 channel
- Extended I/O serial interface: 2 channels
- I<sup>2</sup>C interface: 2 channels (Two channels, including one switchable between terminal input and output)
- 16-bit reload timer: 2 channels
- 8/16-bit PPG timer: 3 channels
- (8 bits  $\times$  2 channels; 16 bits x 1 channel: Mode switching function provided)
- 16-bit I/O timer (Input capture × 4 channels, output compare × 4 channels, free run timer ×1 channel)
- Clock monitor function integrated (Delivering the oscillation clock divided by 21 to 28)
- Timebase timer/watchdog timer: 18 bits
- Low power consumption modes (sleep, stop, hardware standby, and CPU intermittent operation modes)
- Package: QFP-100, LQFP-100
- CMOS technology

### ■ PRODUCT LINEUP

ltem	Part number	MB90552A MB90552B	MB90553A MB90553B	MB90F553A	MB90P553A	MB90T552A	MB90T553A	MB90V550A	
Classif	ication	Mask ROM	/ products	Flash ROM products	OTP	External RC	OM products	Evaluation	
				Mass	Product			product	
ROM s	ize	64 Kbytes		128 Kbytes		No	one	None	
RAM s	ize	2 Kbytes		4 Kbytes		2 Kbytes	4 Kbytes	6 Kbytes	
CPU fu	Inctions	Interro	The number of instructions: 340 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits Minimum execution time: 62.5 ns (at machine clock of 16 MHz) Interrupt processing time: 1.5 μs (at machine clock of 16 MHz, minimum value)						
Ports		General-purpose I/O ports (CMOS output): 53 General-purpose I/O ports (with pull-up resistor): 16 General-purpose I/O ports (N-channel open-drain output): 6 General-purpose I/O ports (N-channel open-drain function selectable): 8 Total: 83					ə): 8		
UART	Clock synchronized transmission (62.5 Kbps to 2 Mbps) Clock asynchronized transmission (62500 bps to 9615 bps) Transmission can be performed by bi-directional serial transmission master/slave connection.					9615 bps)	or by		
8/10-bi conver		Conversion precision: 8/10-bit can be selectively used. Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels.) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)							
8/16-bit PPG timer		Number of channels: 3 (8-bit × 6 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: 62.5 ns to 1 ms (at oscillation of 4 MHz, machine clock of 16 MHz)							
10 -	16-bit free run timer				mber of chanr Verflow interr				
16-bit I/O timer	Output com- pare (OCU)		Pin	Nu input factor: A	mber of chanr Match signa		egister		
	Input capture (ICU)	Re	ewriting a re	Nu gister value u	mber of chanr pon a pin inpu		ng or both edg	jes)	

(Continued)								
Part number Item	MB90552A MB90552B		MB90F553A	MB90P553A	MB90T552A	MB90T553A	MB90V550A	
DTP/external interrupt circuit		Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. External interrupt circuit or extended intelligent I/O service (EI2OS) can be used.						
Extended I/O serial interface		Clock synchronized transmission (3125 bps to 1 Mbps) LSB first/MSB first						
I <sup>2</sup> C interface		Serial I/O port for supporting Inter IC BUS						
Timebase timer		18-bit counter Interrupt interval: 1.024 ms, 4.096 ms, 16.384 ms, 131.072 ms (at oscillation of 4 MHz)						
Watchdog timer		Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)						
Process		CMOS						
Power supply volt- age for operation*				4.5 V to 5.5	V			

\*:Varies with conditions such as the operating frequency. (See section "■ ELECTRICAL CHARACTERISTICS") Assurance for the MB90V550A is given only for operation with a tool at a power voltage of 4.5 V to 5.5 V, an operating temperature of 0°C to +25°C, and an operating frequency of 1 MHz to 16 MHz.

### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90552A MB90552B	MB90553A MB90553B	MB90F553A	MB90P553A
FPT-100P-M20	0	0	0	×
FPT-100P-M06	0	0	0	0

 $\bigcirc$  : Available  $\times$ : Not available

Note:For more information about each package, see section "■ PACKAGE DIMENSIONS"


### DIFFERENCES AMONG PRODUCTS

#### Memory Size

In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V550A does not have an internal ROM. However, operations equivalent to those performed by a chip with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by setting the development tool.
- In the MB90V550A, images from FF4000<sub>H</sub> to FFFFF<sub>H</sub> are mapped to bank 00, and FE0000<sub>H</sub> to FF3FFF<sub>H</sub> are mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90F553A/553A/553B/552A/552B, images from FF4000<sub>H</sub> to FFFFF<sub>H</sub> are mapped to bank 00, and FF0000<sub>H</sub> to FF3FFF<sub>H</sub> to bank FF only.

#### PIN ASSIGNMENTS



(Continued) (Top view) P14/AD12 P13/AD11 P12/AD10 P11/AD09 P07/AD07 P06/AD06 P17/AD15 P05/AD05 PA4/CKO1 P16/AD14 P15/AD13 P10/AD08 P04/AD04 P03/AD03 P02/AD02 P00/AD00 P01/AD01 P20/A16 100 P21/A17 PA3 PA2 Voc Vss × × 86 11 85 93 06 83 81 96 87 62 195 <u>|</u>] 92 8 84 66 10 94 101 82 80 178 1 76 P22/A18 1 🗆 🗆 □ 75 RST P23/A19 2 74 PA1/OUT3 Ο P24/A20 3 1 73 PA0/OUT2 4 P25/A21 72 P97/PPG5 1 71 P96/PPG4 5 P26/A22 1 70 P95/PPG3 P27/A23 6 🗆 🗆 P30/ALE 7 🗆 🗆 ☐ 69 P94/PPG2 P31/RD 8 🔲 68 P93/PPG1 Vss P32/WRL 9 □ 67 P92/PPG0 10 🗆 🗆 66 P91/OUT1 P33/WRH 11 🗖 🗖 65 P90/OUT0 □64 P87/IN3 P34/HRQ 12 🗖 🗆 P35/HAK 13 🗖 🗆 63 P86/IN2 P36/RDY 62 P85/IN1 14 P37/CLK 15 61 P84/IN0 P40/SCK 16 60 P83/TOT1 P41/SOT □ 59 P82/TOT0 17 🗖 🗖 P42/SIN 18 58 P81/TIN1 P43/SCK1 19 □ 57 P80/TIN0 P44/SOT1 20 56 P77/IRQ7 □55 P76/IRQ6 Vcc 21 P45/SIN1 22 54 P75/IRQ5 P46/ADTG 23 53 P74/IRQ4 P47/SCK0 24 52 P73/IRQ3 51 P72/IRQ2 C 25 P60/AN0 36 P52/SDA1 28 32 11 48 41 44 31 39 40 47 49 50 P50/SDA0/SOT0 26 P51/SCL0/SIN0 27 P62/AN2 38 P65/AN5 42 P66/AN6 43 P70/IRQ0 45 P71/IRQ1 46 AVss 35 P54/SDA2 P55/SCL2 P64/AN4 AVcc AVRH AVRL MDO P63/AN3 Vss P67/AN7 MD1 MD2 HST (FPT-100P-M20)

### ■ PIN DESCRIPTION

Pin no.		Din nomo		Function		
QFP	LQFP	Pin name	Circuit type	Function		
82	80	X0	А	Oscillation pin		
83	81	X1	А	Oscillation pin		
77	75	RST	В	Reset input pin		
52	50	HST	С	Hardware standby input pin		
85 to 92	83 to 90	P00 to P07	D (CMOS)	General-purpose I/O ports. A pull-up resistor can be added (RD07 to RD00 = 1) by using the pull-up resistor setting register (RDR0). D07 to D00 = 1: Disabled when the port is set for output.		
		AD00 to AD07		Serve as lower data I/O/lower address output (AD00 to AD07) pins in the external bus mode.		
93 to 100	91 to 98	P10 to P17	D (CMOS)	General-purpose I/O ports. A pull-up resistor can be added (RD17 to RD10 = 1) by using the pull-up resistor setting register (RDR1). D17 to D10 = 1: Disabled when the port is set for output.		
		AD08 to AD15		Serve as upper data I/O/middle address output (AD08 to AD15) pins in the 16-bit bus-width, external bus mode.		
1 to 8	99,100,	P20 to P27	E	General-purpose I/O ports. This function is enabled either in single-chip mode or with the external address output control register set to "Port".		
1 10 8	1 to 6	A16 to A23	(CMOS)	External address bus A16 to A23 output pins. This function is enabled in an external-bus enabled mode with the external address output register set to "Address".		
0	7	P30	Е	General-purpose I/O port. This function is enabled in single-chip mode.		
9		ALE	(CMOS)	Address latch enable output pin. This function is enabled in an external-bus enabled mode.		
10	8	P31	E	General-purpose I/O port. This function is enabled in single-chip mode.		
10	0	RD	(CMOS)	Read strobe output pin for the data bus. This function is enabled in an external-bus enabled mode.		
12	10	P32	E	General-purpose I/O port. This function is enabled in single-chip mode.		
12	10	WRL	(CMOS)	Write strobe output pin for the lower eight bits of the data bus. This function is enabled in an external-bus enabled mode.		
13	11	P33	E	General-purpose I/O port. This function is enabled in single-chip mode.		
15		11 WRH	(CMOS)	Write strobe output pin for the upper eight bits of the data bus. This function is enabled in an external-bus enabled mode.		

Pin	no.			Function				
QFP	LQFP	Pin name	Circuit type	Function				
14	12	P34	Е	General-purpose I/O port. This function is enabled in single-chip mode				
14	12	HRQ	(CMOS)	Hold request input pin. This function is enabled in an external-bus enabled mode.				
15	13	P35	E	General-purpose I/O port. This function is enabled in single-chip mode.				
15	15	HAK	(CMOS)	Hold acknowledge output pin. This function is enabled in an external-bus enabled mode.				
16	14	P36	E	General-purpose I/O port. This function is enabled in single-chip mode.				
10	17	RDY	(CMOS)	Ready signal input pin. This function is enabled in an external-bus enabled mode.				
17	15	P37	E	General-purpose I/O port. This function is enabled in single-chip mode.				
17	10	CLK	(CMOS)	CLK output pin. This function is enabled in an external-bus enabled mode.				
18	16	P40	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD40 = 1) depending on the setting of the open-drain control setting register (ODR4). (D40 = 0: Disabled when the port is set for input.)				
		SCK		UART serial clock I/O pin. This function is enabled with the UART clock output enabled.				
19	17	P41	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD41 = 1) depending on the setting of the open-drain control setting register (ODR4). (D41 = 0: Disabled when the port is set for input.)				
		SOT		UART serial data output pin. This function is enabled with the UART serial data output enabled.				
20	18	18	P42	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD42 = 1) depending on the setting of the open-drain control setting register (ODR4). (D42 = 0: Disabled when the port is set for input.)			
		SIN	(CMOS/H)	UART serial data input pin. Since this input is used as required while the UART is operating for input, the output by any other function must be off unless used intentionally.				
21	P43 1 19		F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD43 = 1) depending on the setting of the open-drain control setting register (ODR4). (D43 = 0: Disabled when the port is set for input.)				
		SCK1		Extended I/O serial clock I/O pin. This function is enabled with the extended I/O serial clock output enabled.				

(Continued)

8


Pin	no.	Din nomo		Function
QFP	LQFP	Pin name Circuit type		Function
22	20	P44	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD44 = 1) depending on the setting of the open-drain control setting register (ODR4). (D44 = 0: Disabled when the port is set for input.)
		SOT1		Extended I/O serial data output pin. This function is enabled with the extended I/O serial data output enabled.
24	22	P45	F	General-purpose I/O port. Serves as an open-drain output port (OD45 = 1) depending on the setting of the open-drain control setting register (ODR4). (D45 = 0: Disabled when the port is set for input.)
24	22	SIN1	(CMOS/H)	Extended I/O serial data input pin. Since this input is used as required while the extended I/O serial interface is operating for input, the output by any other function must be off unless used intentionally.
25	23	P46	F	General-purpose I/O port. Serves as an open-drain output port (OD46 = 1) depending on the setting of the open-drain control setting register (ODR4). (D46 = 0: Disabled when the port is set for input.)
23		ADTG		A/D converter external trigger input pin. Since this input is used as required while the A/D converter is op- erating for input, the output by any other function must be off un- less used intentionally.
26	24	P47	F (CMOS/H)	General-purpose I/O port. Serves as an open-drain output port (OD47 = 1) depending on the setting of the open-drain control setting register (ODR4). D47 = 0: Disabled when the port is set for input.
		SCK0		Extended I/O serial clock I/O pin. This function is enabled with the extended I/O serial clock output enabled.
27	25	С	_	Capacitance pin for regulating the power supply. Connect an external ceramic capacitor of about 0.1 $\mu$ F.
		P50		N-channel open-drain I/O port.
28	26	SDA0	G (NebOD/H)	I <sup>2</sup> C interface data I/O pin. This function is enabled with the I <sup>2</sup> C interface enabled for operation. While the I <sup>2</sup> C interface is operating, place the port output in the Hi-Z state (PDR = 1).
		SOT0		Extended I/O serial data output pin. This function is enabled with the extended I/O serial data output enabled.


Pin no.		Din nome		Function		
QFP	LQFP	Pin name	Circuit type	Function		
		P51		N-channel open-drain I/O port.		
29	27	SCL0	G (NchOD/H)	I <sup>2</sup> C interface clock I/O pin. This function is enabled with the I <sup>2</sup> C interface enabled for operation. While the I <sup>2</sup> C interface is operating, place the port output in the Hi-Z state (PDR = 1).		
		SIN0		Extended I/O serial data input pin. Since this input is used as required while the extended I/O serial interface is operating for input, the output by any other function must be off unless used intentionally.		
		P52,P54		N-channel open-drain I/O ports.		
30,32	28,30	SDA1,SDA2	G (NchOD/H)	I <sup>2</sup> C interface data I/O pins. This function is enabled with the I <sup>2</sup> C interface enabled for operation. While the I <sup>2</sup> C interface is operating, place the port output in the Hi-Z state (PDR = 1).		
		P53,P55		N-channel open-drain I/O ports.		
31,33	29,31	SCL1,SCL2	G (NchOD/H)	$I^2C$ interface clock I/O pins. This function is enabled with the $I^2C$ interface enabled for operation. While the $I^2C$ interface is operating, place the port output in the Hi-Z state (PDR = 1).		
38 to 41,	26 to 20	P60 to P67	Н	General-purpose I/O ports.		
43 to 46	36 to 39, 41 to 44	AN0 to AN7	п (CMOS/H)	A/D converter analog input pin. This function is enabled with the analog input enabled.		
		P70 to P77		General-purpose I/O ports.		
47,48, 53 to 58	45,46, 51 to 56	IRQ0 to IRQ7	I (CMOS/H)	External interrupt request input pins. Since this input is used as required while external interrupts remain enabled, the output by any other function must be off unless used intentionally.		
		P80,P81		General-purpose I/O ports.		
59,60	57,58	TIN0,TIN1	J (CMOS/H)	Reload timer event input pins. Since this input is used as required while the reload timer is operating for input, the output by any other function must be off unless used intentionally.		
		P82,P83	-	General-purpose I/O ports.		
61,62	59,60	TOT0,TOT1	J (CMOS/H)	Reload timer output pins. This function is enabled with reload timer output enabled.		
		P84 to P87		General-purpose I/O ports.		
63 to 66	61 to 64	IN0 to IN3	J (CMOS/H)	Input capture trigger input pins. Since this input is used as required while the input capture unit is operating for input, the output by any other function must be off unless used intentionally.		
67.69	SE SS	P90,P91	J	General-purpose I/O ports.		
67,68	65,66	OUT0,OUT1	(CMOS/H)	Output compare event output pins.		


10

Pin	no.		0	Function			
QFP	LQFP	Pin name	Circuit type	Function			
		P92 to P97		General-purpose I/O ports.			
69 to 74	67 to 72	PPG0 to PPG5	J (CMOS/H)	PPG output pins. This function is enabled with the PPG output enabled.			
75 76	70.74	PA0,PA1	J	General-purpose I/O ports.			
75,76	73,74	OUT2,OUT3	(CMOS/H)	Output compare event output pins.			
78,79	76,77	PA2,PA3	J (CMOS/H)	General-purpose I/O ports.			
80	70	PA4	J	General-purpose I/O port.			
80	80 78 CKOT (CMOS/H)		(CMOS/H)	Serves as the CKOT output while the CKOT is operating.			
34	32	AVcc		A/D converter power-supply pin.			
35	33	AVRH	_	A/D converter external reference voltage source pin.			
36	34	AVRL	_	A/D converter external reference voltage source pin.			
37	35	AVss		A/D converter power-supply pin.			
49,50	47,48	MD0,MD1	С	Operation mode setting input pins. Connect these pins directly to Vcc or Vss.			
51	49	49	49	49	MD2	к	Operation mode setting input pin. Connect this pin directly to Vcc or Vss. (MB90552A/552B/553A/ 553B/V550A)
IC			С	Operation mode setting input pin. Connect this pin directly to Vcc or Vss. (MB90P553A/F553A)			
23,84	21,82	Vcc		Power (5 V) input pins.			
11,42, 81	9,40, 79	Vss		Power (0 V) input pins.			

### ■ I/O CIRCUIT TYPE







#### HANDLING DEVICES

#### 1. Preventing Latchup

CMOS ICs may cause latchup in the following situations:

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

If latchup occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let it occur.


For the same reason, also be careful not to let the analog power-supply voltage exceed the digital power-supply voltage.

#### 2. Handling unused input pins

Leaving unused input pins open may cause a malfunction or latch-up which leads to fatal damage to the device. Therefore they must be pulled up or pulled down through at least 2 k $\Omega$  resistance. Also, unused input/output pins should be left open in output state or handled in the same way as unused input pins.

#### 3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin open.




#### 4. Power Supply Pins (Vcc/Vss)

In products with multiple V<sub>cc</sub> or V<sub>ss</sub> pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, the pins should be connected to external power and ground lines to lower the electro-magnetic emission level and abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect  $V_{cc}$  and  $V_{ss}$  pins via lowest impedance to power lines.

It is recommended that a bypass capacitor of around 0.1  $\mu$ F be placed between the V<sub>cc</sub> and V<sub>ss</sub> pins near the device.



#### 5. Crystal Oscillator Circuit

Noise around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure that lines of oscillation circuit do not cross the lines of other circuits.

A printed circuit board artwork surrounding the X0 and X1 pins with grand area for stabilizing the operation is highly recommended.

#### 6. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVRH, AVRL) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that AVRH does not exceed  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### 7. Connection of Unused Pins of A/D Converter

Connect unused pin of A/D converter to AVcc = Vcc, AVss = AVRH = AVRL = Vss.

#### 8. N.C. Pin

The N.C. (internally connected) pin must be opened for use.


#### 9. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more.

#### 10. Indeterminate outputs from ports 0 and 1

The outputs from ports 0 and 1 become indeterminate during oscillation setting time of step-down circuit (during a power-on reset) after the power is turned on. (MB90552A, MB90552B, MB90553A, MB90553B, MB90F553A, MB90V550A)

The series without built-in step-down circuit has no oscillation setting time of step-down circuit, so outputs should not become indeterminate. (MB90P553A)



#### 11. Initialization

In the device, there are internal registers initialized only by a power-on reset. To initialize these registers, turn on the power again.

#### 12. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.

#### 13. Precautions for Use of "DIV A, Ri," and "DIVW A, Ri" Instructions

The signed multiplication-division instructions "DIV A, Ri," and "DIVW A, RWi" should be used when the corresponding bank registers (DTB, ADB, USB, SSB) are set to value " $00_{H}$ ." If the corresponding bank registers (DTB, ADB, USB, SSB) are set to a value other than " $00_{H}$ ," the remainder obtained after the execution of the instruction will not be placed in the instruction operand register.

#### 14. Using of REALOS


The extended intelligent I/O service (El<sup>2</sup>OS) cannot be used when using REALOS.

#### 15. Caution on Operations during PLL Clock Mode

If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the freerunning frequency of the self oscillation circuit in the PLL circuitry even if the oscillator is out of place or the clock input is stopped.

Performance of this operation, however, cannot be guaranteed.

### BLOCK DIAGRAM




\*: The clock control circuit contains a watchdog timer, time-base timer, and a low power consumption control circuit.

Note : P00 to P07 (8 pins): Input pull-up resistor setting register provided P10 to P17 (8 pins): Input pull-up resistor setting register provided P40 to P47 (8 pins): Open-drain control setting register provided P50 to P55 (6 pins): N-channel open drain Ports 0, 1, 2, 3, 4, 6, 7, 8, 9, and A are CMOS level input/output ports.

#### MEMORY MAP

The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 are assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access  $00C000_{H}$ , the contents of the ROM at FFC000<sub>H</sub> are accessed. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000<sub>H</sub> to FFFFF<sub>H</sub> looks, therefore, as if it were the image for  $004000_{H}$  to  $00FFF_{H}$ . Thus, it is recommended that the ROM data table be stored in the area of FF4000<sub>H</sub> to FFFFF<sub>H</sub>.



20

#### ■ F<sup>2</sup>MC-16LX CPU PROGRAMMING MODEL

• Dedicated registers

	1	] : Accumulator (A)
AH	AL	Dual 16-bit register used for storing results of calculation, etc. The two 16-bit
		registers can be combined and used as a 32-bit register.
	USP	: User stack pointer (USP)
		The 16-bit pointer indicating a user stack address.
		: System stack pointer (SSP)
	SSP	The 16-bit pointer indicating the status of the system stack address.
		] : Processor status (PS)
	PS	The 16-bit register indicating the system status.
	PC	]: Program counter (PC)
		The 16-bit register indicating storing location of the current instruction code.
	! <b></b>	: Direct page register (DPR)
	DPR	The 8-bit register indicating bits 8 through 15 of the operand address in the short
		direct addressing mode.
	РСВ	: Program bank register (PCB)
		The 8-bit register indicating the program space.
		] : Data bank register (DTB)
	DTB	The 8-bit register indicating the data space.
	1	
	USB	: User stack bank register (USB)
		The 8-bit register indicating the user stack space.
		ן : System stack bank register (SSB)
1	SSB	The 8-bit register indicating the system stack space.
		-
	ADB	: Additional data bank register (ADB)
		The 8-bit register indicating the additional data space.
	← 8 bit →	•
	16 bit►	1 •1
· <del>~</del> 32	2 bit ——•	ň

### ■ I/O MAP

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX
02н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX
03н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX
05н	Port 5 data register	PDR5	R/W	Port 5	111111
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX
09н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXX
0Ан	Port A data register	PDRA	R/W	Port A	XXXXX
0Вн to 0Fн		(Disa	bled)		
<b>10</b> н	Port 0 direction register	DDR0	R/W	Port 0	00000000
<b>11</b> н	Port 1 direction register	DDR1	R/W	Port 1	00000000
12н	Port 2 direction register	DDR2	R/W	Port 2	00000000
13н	Port 3 direction register	DDR3	R/W	Port 3	00000000
<b>14</b> H	Port 4 direction register	DDR4	R/W	Port 4	00000000
<b>15</b> н		(Disa	bled)		·
<b>16</b> н	Port 6 direction register	DDR6	R/W	Port 6	00000000
<b>17</b> н	Port 7 direction register	DDR7	R/W	Port 7	00000000
<b>18</b> н	Port 8 direction register	DDR8	R/W	Port 8	00000000
<b>19</b> н	Port 9 direction register	DDR9	R/W	Port 9	00000000
1Ан	Port A direction register	DDRA	R/W	Port A	00000
1Bн	Port 4 output pin register	ODR4	R/W	Port 4	00000000
1Cн	Port 0 resistor setting register	RDR0	R/W	Port 0	00000000
1Dн	Port 1 resistor setting register	RDR1	R/W	Port 1	00000000
1Eн		(Disa	bled)		·
1Fн	Analog input enable register	ADER	R/W	Port 6, A/D converter	111111111
20н	Serial mode register	SMR	R/W		00000000
21н	Serial control register	SCR	R/W		00000100
22н	Serial input data register / serial output data register	SIDR/SODR	R/W	UART	xxxxxxxx
23н	Serial status register	SSR	R/W		00001_00

(Continued)

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value				
24н	Serial mode control status register 0	SMCS0	R/W		0000				
25н	Serial mode control status register 0	SIMCSU	R/W!	Extended I/O serial interface 0	00000010				
26н	Serial data register 0	SDR0	R/W		XXXXXXXX				
27н	Clock frequency-divider control register	CDCR	R/W	Communication prescaler	01111				
28н	Serial mode control status register 1	014004	R/W		0000				
29н	Serial mode control status register 1	SMCS1	R/W!	Extended I/O serial interface 1	00000010				
2Ан	Serial data register 1	SDR1	R/W		XXXXXXXX				
2Вн	(Disabled)								
2Сн	I <sup>2</sup> C bus status register 0	IBSR0	R	I <sup>2</sup> C interface 0	00000000				
2Dн	I <sup>2</sup> C bus control register 0	IBCR0	R/W		00000000				
2Ен	I <sup>2</sup> C bus clock select register 0	ICCR0	R/W		0XXXXX				
2 <b>F</b> н	I <sup>2</sup> C bus address register 0	IADR0	R/W		_XXXXXXX				
30н	I <sup>2</sup> C bus data register 0	IDAR0	R/W		XXXXXXXX				
31н		(Disa	bled)						
32н	I <sup>2</sup> C bus status register 1	IBSR1	R		00000000				
33н	I <sup>2</sup> C bus control register 1	IBCR1	R/W		00000000				
34н	I <sup>2</sup> C bus clock select register 1	ICCR1	R/W	I <sup>2</sup> C interface 1	0XXXXX				
35н	I <sup>2</sup> C bus address register 1	IADR1	R/W	PC Interface 1	_XXXXXXX				
36н	I <sup>2</sup> C bus data register 1	IDAR1	R/W		XXXXXXXX				
37н	I <sup>2</sup> C bus port select register	ISEL	R/W		0				
38н	Interrupt/DTP enable register	ENIR	R/W		00000000				
39н	Interrupt/DTP factor register	EIRR	R/W	DTP/external	XXXXXXXX				
ЗАн	Request level setting register	ELVR	R/W	interrupt	00000000				
3Вн	Trequest level setting register	ELVK			00000000				
3Сн	Control status register	ADCS0	R/W		00000000				
3Dн	Control status register	ADCS1	R/W!	A/D convertor	00000000				
3Ен	Data register	ADCR0	R	A/D CONVERIOR	XXXXXXXX				
3Fн	Data register	ADCR1	R/W!		00001_XX				

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value				
40н	Reload register L (ch.0)	PRLL0	R/W		XXXXXXXX				
41н	Reload register H (ch.0)	PRLH0	R/W		XXXXXXXX				
42н	Reload register L (ch.1)	PRLL1	R/W	8/16-bit PPG0/1	XXXXXXXX				
43н	Reload register H (ch.1)	PRLH1	R/W		XXXXXXXX				
44н	PPG0 operating mode control register	PPGC0	R/W		0_0001				
<b>45</b> н	PPG1 operating mode control register	PPGC1	R/W		0_00001				
46н	PPG0 and 1 output control register	PPGE1	R/W		00000000				
<b>47</b> н		(Disa	bled)						
<b>48</b> н	Reload register L (ch.2)	PRLL2	R/W		XXXXXXXX				
<b>49</b> н	Reload register H (ch.2)	PRLH2	R/W	8/16-bit PPG2/3	XXXXXXXX				
4Aн	Reload register L (ch.3)	PRLL3	R/W		XXXXXXXX				
<b>4</b> Вн	Reload register H (ch.3)	PRLH3	R/W		XXXXXXXX				
4Cн	PPG2 operating mode control register	PPGC2	R/W		0_000_1				
4Dн	PPG3 operating mode control register	PPGC3	R/W		0_00001				
<b>4</b> Ен	PPG2 and 3 output control register	PPGE2	R/W		00000000				
4F <sub>H</sub>		(Disa	bled)						
<b>50</b> н	Reload register L (ch.4)	PRLL4	R/W		XXXXXXXX				
<b>51</b> н	Reload register H (ch.4)	PRLH4	R/W		XXXXXXXX				
52н	Reload register L (ch.5)	PRLL5	R/W		XXXXXXXX				
53н	Reload register H (ch.5)	PRLH5	R/W		XXXXXXXX				
54н	PPG4 operating mode control register	PPGC4	R/W	8/16-bit PPG4/5	0_000_1				
55н	PPG5 operating mode control register	PPGC5	R/W		0_00001				
56н	PPG4 and 5 output control register	PPGE3	R/W		00000000				
57н	(Disabled)								
58н	Clock output enable register CLKR R/W Clock monitor function0 0 0								
<b>59</b> н		(Disa	bled)		*				

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value
5Ан	Control status register 0	TMCSR0	R/W		00000000
<b>5В</b> н		INCORC	11/11	16-bit	0000
<b>5С</b> н	16 bit timer register 0/	TMR0/	R/W	reload timer 0	XXXXXXXX
5Dн	16 bit reload register 0	TMRLR0	11/11		XXXXXXXX
5Eн	Control status register 1	TMCSR1	R/W		00000000
5 <b>F</b> н	Control Status register 1	IMOORT	10/00	16-bit	0000
60н	16 bit timer register 1/	TMR1/	R/W	reload timer 1	XXXXXXXX
61н	16 bit reload register 1	TMRLR1	Γ\/ ٧ V		XXXXXXXX
62н	Input capture register, channel-0 lower bits	IPCP0	R		xxxxxxxx
63н	Input capture register, channel-0 upper bits		R.		xxxxxxxx
64н	Input capture register, channel-1 lower bits	10004	P		xxxxxxxx
65н	Input capture register, channel-1 upper bits	IPCP1	R		xxxxxxxx
66н	Input capture register, channel-2 lower bits		D	16-bit I/O timer	xxxxxxxx
67н	Input capture register, channel-2 upper bits	IPCP2	R	Input capture (ch.0 to ch.3)	xxxxxxxx
68н	Input capture register, channel-3 lower bits	IPCP3	R		xxxxxxxx
69н	Input capture register, channel-3 upper bits		R.		xxxxxxxx
6Ан	Input capture control status register	ICS01	R/W		00000000
6Вн	Input capture control status register	ICS23	R/W		00000000
<b>6С</b> н	Timer data register, lower bits	TODT	R/W	16-bit	00000000
6Dн	Timer data register, upper bits	TCDT	R/W	I/O timer	00000000
6Eн	Timer control status register	TCCS	R/W	free run timer	00000000
6 <b>F</b> н	ROM mirroring function selection register	ROMM	W	ROM mirroring function	1

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value
70н	Compare register, channel-0 lower bits	000000	DAA		xxxxxxx
71н	Compare register, channel-0 upper bits	OCCP0	R/W		XXXXXXXX
72н	Compare register, channel-1 lower bits	OCCP1	R/W		XXXXXXXX
73н	Compare register, channel-1 upper bits	OCCFT	r////		xxxxxxxx
<b>74</b> H	Compare register, channel-2 lower bits	000000	D ///		XXXXXXXX
75н	Compare register, channel-2 upper bits	OCCP2	R/W	16-bit I/O timer	XXXXXXXX
<b>76</b> н	Compare register, channel-3 lower bits	000000	DAA	output compare (ch.0 to ch.3)	XXXXXXXX
77н	Compare register, channel-3 upper bits	OCCP3	R/W		XXXXXXXX
78н	Compare control status register, channel-0	OCS0	R/W		0000_00
79н	Compare control status register, channel-1	OCS1	R/W		00000
7Ан	Compare control status register, channel-2	OCS2	R/W		000000
7Вн	Compare control status register, channel-3	OCS3	R/W		00000
7Сн to 9Dн		(Disa	bled)		
9Ен	Program address detection control register	PACSR	R/W	Address match detection function	00000000
9Fн	Delayed interrupt factor generation/cancellation register	DIRR	R/W	Delayed interrupt	0
А0н	Low-power consumption mode control register	LPMCR	R/W!	Low power consumption control	00011000
А1н	Clock select register	CKSCR	R/W!	circuit	11111100
А2н to А4н		(Disa	bled)		
А5н	Automatic ready function select register	ARSR	W		0011_00
А6н	External address output control register	HACR	W	External bus pin control circuit	00000000
А7н	Bus control signal select register	ECSR	W		0000000_

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value				
А8н	Watchdog timer control register	WDTC	R/W!	Watchdog timer	XXXXX 1 1 1				
А9н	Timebase timer control register	TBTC	R/W!	Timebase timer	100100				
ААн to ADн	(Disabled)								
АЕн	Flash memory control status register	FMCS	R/W	Flash memory interface circuit	000000				
AFн		(Disa	bled)						
В0н	Interrupt control register 00	ICR00	R/W!		00000111				
В1н	Interrupt control register 01	ICR01	R/W!		00000111				
В2н	Interrupt control register 02	ICR02	R/W!		00000111				
В3н	Interrupt control register 03	ICR03	R/W!		00000111				
В4н	Interrupt control register 04	ICR04	R/W!		00000111				
В5н	Interrupt control register 05	ICR05	R/W!		00000111				
В6н	Interrupt control register 06	ICR06	R/W!		00000111				
В7н	Interrupt control register 07	ICR07	R/W!	Interrupt controller	00000111				
В8н	Interrupt control register 08	ICR08	R/W!	Interrupt controller	00000111				
В9н	Interrupt control register 09	ICR09	R/W!		00000111				
ВАн	Interrupt control register 10	ICR10	R/W!		00000111				
ВВн	Interrupt control register 11	ICR11	R/W!		00000111				
ВСн	Interrupt control register 12	ICR12	R/W!		00000111				
BDн	Interrupt control register 13	ICR13	R/W!		00000111				
ВЕн	Interrupt control register 14	ICR14	R/W!		00000111				
BFн	Interrupt control register 15	ICR15	R/W!		00000111				
C0н to		(Externa	al area)						
FFH									
100н to #н		(RAM	area)						
#н to 1FEFн	(Reserved area)								

n - n	ntinu	ົ້
100	ntinu	eur

Address	Register name	Abbreviated register name	Read/write	Resource name	Initial value		
1FF0⊦	Program address detection register 0		R/W		xxxxxxx		
1FF1⊦	Program address detection register 1	PADR0	R/W	Address match detection function	xxxxxxx		
1FF2⊦	Program address detection register 2		R/W		xxxxxxx		
1FF3⊦	Program address detection register 3		R/W		xxxxxxx		
1FF4⊦	Program address detection register 4	PADR1	R/W		xxxxxxx		
1FF5⊦	Program address detection register 5		R/W		xxxxxxx		
1FF6н to 1FFFн	(Reserved area)						

- Initial value representations
  - 0: Initial value of 0
  - 1: Initial value of 1
  - X: Initial value undefined
  - \_: Initial value undefined (none)
- Addresses that follow  $00FF_{H}$  are the reserved areas.
- The boundary #H between the RAM and reserved areas is different depending on each product.

Note : For writable bits, the initial value column contains the initial value to which the bit is initialized at a reset. Notice that it is not the value read from the bit.

The LPMCR, CKSCR, and WDTC registers may be initialized or not initialized, depending on the type of the reset. Their initial values in the above list are those to which the registers are initialized.

"R/W!" in the access column indicates that the register contains read-only or write-only bits. If a read-modify-write instruction (such as a bit setting instruction) is used to access a register marked "R/

W!", or "W" in the access column, the bit focused on by the instruction is set to the desired value but a malfunction occurs if the other bits contain a write-only bit. Do not use such instructions to access those registers.

### ■ INTERRUPT FACTORS

#### INTERRUPT VECTORS, INTERRUPT CONTROL REGISTERS

Interrupt source	El <sup>2</sup> OS	Interrup	t vectors	Interrupt control registers		
interrupt source	support	Number	Address	ICR	Address	
Reset	×	# 08	<b>FFFFDC</b> H	—	—	
INT9 instruction	×	# 09	FFFFD8H		—	
Exception	×	# 10	FFFFD4H		—	
A/D converter	0	# 11	FFFFD0H	ICR00	0000В0н	
Timebase timer	×	# 12	<b>FFFFCC</b> H	ICRUU	UUUUDUH	
DTP0 (external interrupt 0)	0	# 13	FFFFC8H	ICR01	0000B1н	
DTP4/5 (external interrupt 4/5)	0	# 14	FFFFC4H		UUUUD IH	
DTP1 (external interrupt 1)	0	# 15	FFFFC0H	ICR02	0000В2н	
8/16-bit PPG timer0 counter borrow	×	# 16	<b>FFFFBC</b> H		UUUUDZH	
DTP2 (external interrupt 2)	0	# 17	FFFFB8H	ICR03	0000ВЗн	
8/16-bit PPG timer 1 counter borrow	×	# 18	FFFFB4н	10003	000003H	
DTP3 (external interrupt 3)	0	# 19	FFFFB0H	ICR04	0000В4н	
8/16-bit PPG timer 2 counter borrow	×	# 20	<b>FFFFAC</b> H			
Extended I/O serial interface 0	0	# 21	FFFFA8н	ICR05	0000 <b>B</b> 5н	
8/16-bit PPG timer 3 counter borrow	×	# 22	FFFFA4H		0000003H	
Extended I/O serial interface 1	0	# 23	FFFFA0H	ICR06	0000В6н	
16-bit free-run timer (I/O timer) overflow	0	# 24	FFFF9CH			
16-bit re-load timer 0	0	# 25	FFFF98⊦	ICR07	0000 <b>B7</b> н	
DTP6/7 (external interrupt 6/7)	0	# 26	FFFF94н			
16-bit re-load timer 1	0	# 27	FFFF90H	ICR08	0000В8н	
8/16-bit PPG timer 4/5 counter borrow	×	# 28	FFFF8CH			
Input capture (ch.0) include (I/O timer)	0	# 29	FFFF88н	ICR09	0000В9н	
Input capture (ch.1) include (I/O timer)	0	# 30	FFFF84н	101(03	0000038	
Input capture (ch.2) include (I/O timer)	0	# 31	FFFF80H	ICR10	0000ВАн	
Input capture (ch.3) include (I/O timer)	0	# 32	FFFF7Cн		OOODAH	
Output compare (ch.0) match (Output timer)	0	#33	FFFF78⊦	ICR11	0000ВВн	
Output compare (ch.1) match (Output timer)	0	# 34	FFFF74н			
Output compare (ch.2) match (Output timer)	0	# 35	FFFF70н	ICR12	0000ВСн	
Output compare (ch.3) match (Output timer)	0	# 36	FFFF6CH			
UART transmission complete	0	# 37	FFFF68⊦	ICR13	0000BDн	
<sup>2</sup> C interface 0	×	# 38	FFFF64⊦	101/13	UUUUUUH	
UART0 reception complete	0	# 39	FFFF60H	ICR14	0000ВЕн	
<sup>2</sup> C interface 1	×	# 40	FFFF5CH	10/14	UUUUDEH	
Flash memory status	×	# 41	FFFF58H			
Delayed interrupt generation module	×	# 42	FFFF54н	ICR15	0000BFн	

○ :The interrupt request flag is cleared by the El<sup>2</sup>OS interrupt clear signal. The stop request is available.

 $_{\bigcirc}$  :The interrupt request flag is cleared by the El²OS interrupt clear signal.

 $\times$   $\phantom{-}$  :The interrupt request flag is not cleared by the EI2OS interrupt clear signal.

DS07-13706-6E



Note: On using the EI<sup>2</sup>OS Function with Extended I/O Serial Interface 2

If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the EI2OS interrupt clear signal. When the EI2OS function is used for one of the two interrupt sources, therefore, the other interrupt function cannot be used. Set the interrupt request enable bit for the relevant resource to "0" for software polling processing.

Interrupt source	Interrupt No.	Interrupt control register	Resource interrupt request
Extended I/O serial interface 1	# 23		Enabled
16-bit free-run timer (I/O timer) overflow	# 24	ICR06	Disabled

### ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Deremeter	Symbol	Va	alue	Unit	Domorko	
Parameter	Symbol	Min Max		Unit	Remarks	
	Vcc	Vss - 0.3	Vss + 6.0	V		
Device and the set	AVcc	Vss - 0.3	Vss + 6.0	V	Vcc ≥ AVcc *1	
Power supply voltage	AVRH	Vss - 0.3	Vss + 6.0	V	AVcc ≥ AVRH ≥ AVRL	
	AVRL	Vss - 0.3	Vss + 6.0	V	AVCC 2 AVRH 2 AVRL	
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	*5	
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*5	
Movimum clown ourrent		- 2.0	+ 2.0	mA	MB90552A/2B/3A/3B*6	
Maximum clamp current	CLAMP	- 200	+ 200	μA	MB90F553A*6	
Total maximum alarma autrent	$\Sigma$		20	mA	MB90552A/2B/3A/3B*6	
Total maximum clamp current	$\Sigma$   Iclamp		2	mA	MB90F553A*6	
"L" level maximum output current *2			10	mA	Other than P20 to P27	
L level maximum output current *2	OL2	_	20	mA	P20 to P27	
	OLAV1		4	mA	Other than P20 to P27	
"L" level average output current	OLAV2		12	mA	P20 to P27	
"L" level total maximum output current	ΣΙοι		150	mA		
"L" level total average output current	ΣΙοιαν		80	mA		
"H" level maximum output current *2	Іон		-15	mA		
"H" level average output current *3	ОНАУ		-4	mA		
"H" level total maximum output current	ΣІон		-100	mA		
"H" level total average output current *4	ΣΙοήαν		-50	mA		
			550	mW	MB90P553A	
Dower consumption	P⊳		450	mW	MB90F553A	
Power consumption	۳D		200	mW	MB90553A/553B	
			180	mW	MB90552A/552B	
Operating temperature	TA	-40	+85	°C		
Storage temperature	Tstg	-55	+150	°C		

\*1 : Care must be taken that AVcc, AVRH, AVRL do not exceed Vcc.

Also, care must be taken that AVRH and AVRL do not exceed AVCC, and AVRL does not exceed AVRH.

\*2 : The maximum output current is a peak value for a corresponding pin.

\*3 : Average output current is an average current value observed for a 100 ms period for a corresponding pin.

\*4 : Total average current is an average current value observed for a 100 ms period for all corresponding pins.

\*5 : VI and Vo should not exceed Vcc + 0.3V.


\*6 : • Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA4

(Continued)

DS07-13706-6E

#### (Continued)

- Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- Set the value of the limiting resistance as the current to be input to the microcontroller at +B input is below the rated value, either instantaneously or for the prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that is the +B input is applied during power-on, the power supply is provided from the pins and resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits :



Note: Average output current = operating current × operating efficiency


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Farameter	Symbol	Min	Max	Unit	Remarks
		4.5	5.5	V	Normal operation (MB90F553A, MB90P553A, MB90V550A)
Power supply voltage	Vcc AVcc	3.5	5.5	V	Normal operation (MB90553A, MB90553B, MB90552A, MB90552B)
		3.5	5.5	V	Retains status at the time of operation stop
Smoothing capacitor	Cs	0.1	1.0	μF	*
Operating temperature	TA	-40	+85	°C	

\* : Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs. For connecting smoothing capacitor Cs, see the diagram below:



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

#### 3. DC Characteristics

Devenuetar	Cumber 1		$/cc = 5.0 \text{ V} \pm 10\%$		Value			,
Parameter	Symbol	Pin name	Condition	Min Typ		Max	Unit	Remarks
<b>61 133 1</b>	Vін	CMOS input pin	—	0.7Vcc		Vcc+0.3	V	*1
"H" level input voltage	Vihs	CMOS hysteresys input pin	—	0.8Vcc		Vcc+0.3	V	*2
vollage	VIHM	MD pin input	—	Vcc - 0.3	_	Vcc+0.3	V	*3
"I" lovel input	Vil	CMOS input pin	—	Vss - 0.3	—	0.3Vcc	V	*1
"L" level input voltage	Vils	CMOS hysteresys input pin	—	Vss - 0.3	_	0.2Vcc	V	*2
voltage	VILM	MD pin input	—	Vss - 0.3	_	Vss+0.3	V	*3
Open-drain output pin voltage	VD	P50 to P55	_	Vss - 0.3	_	Vss + 6.0	V	
"H" level output voltage	Vон	Other than P50 to P55	Vcc = 4.5V, Іон = -4.0mA	Vcc - 0.5	—	_	V	
"L" level output voltage 1	V <sub>OL1</sub>	Other than P20 to P27	Vcc = 4.5V, Io∟ = 4.0mA	_	_	0.4	V	
"L" level output voltage 2	V <sub>OL2</sub>	P20 to P27	Vcc = 4.5V, Io∟ = 12.0mA	—	_	0.4	V	
Input leakage current	lı∟	All output pins	Vcc = 5.5V, Vss < Vı < Vcc	-5		5	μA	
			Internal	—	30	40	mΑ	MB90V550A
			operation at 16 MHz	—	80	110	mΑ	MB90P553A
			$V_{cc} = 5.5 V$	—	60	90	mΑ	MB90F553A
	Icc	Vcc	Normal opera-	—	30	40	mΑ	MB90553A/B
			tion		25	35	mΑ	MB90552A/B
			When data writ- ten in flash mode	—	100	150	mA	MB90F553A
Power supply			Internal	—	7	10	mΑ	MB90V550A
current *4			operation at 16	—	25	30	mΑ	MB90P553A
			MHz	—	10	20	mΑ	MB90F553A
			Vcc = 5.5 V		7	10	mΑ	MB90553A/B
			In sleep mode		7	10	mΑ	MB90552A/B
					5	20	μA	MB90V550A
			$V_{CC} = 5.5V,$		0.1	10	μA	MB90P553A
	Іссн		$T_A = +25^{\circ}C$	_	5	20	μA	MB90F553A
			In stop mode		5	20	μΑ	MB90553A/B
				—	5	20	μΑ	MB90552A/B
Input capacitance	CIN	Other than AVcc, AVss, C, Vcc and Vss			10	_	pF	
Open-drain output leakage current	lleak	P50 to P55	_	—	0.1	5	μA	
Pull-up resistance	Rup	P00 to P07 and P10 to P17 ( <u>In pu</u> ll-up	_	25	50	100	kΩ	Other than MB90V550A
		setting),RST		20	40	100	kΩ	MB90V550A
Pull-down resistance	Rdown	MD2	_	25	50	100	kΩ	Only for mask ROM product

34


- \*1 : P00 to P07, P10 to P17, P20 to P27, P30 to P37
- \*2 : X0, HST, RST, P40 to P47, P50 to P55, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0 to PA4
- \*3 : MD0, MD1 and MD2
- \*4 : The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.


### 4. AC Characteristics


#### (1) Clock Timing

			(Vcc = 5.0	) V±10%	, Vss = A	Vss = 0	$0 \text{ V},  \text{T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$
Parameter	Symbol	Pin name	Value			Unit	Unit
Farameter	Symbol	Fininanie	Min	Тур	Max	Unit	Onit
Oscillation clock frequency	Fc	X0, X1	3	_	16	MHz	
Oscillation clock cycle time	tc	X0, X1	62.5	_	333	ns	
Frequency fluctuation rate locked*	Δf	_	_	_	5	%	
Input clock pulse width	Рwн Pw∟	X0	10	_	_	ns	Recommended duty ratio of 40% to 60%
Input clock rising/falling time	tcr, tcr	X0	_		5	ns	External clock operation
Internal operating clock	For		8.0	_	16	MHz	PLL operation
frequency	Fcp	_	1.5	_	16	MHz	Main clock operation
Internal operating clock	tcp	_	62.5		125	ns	PLL operation
cycle time			62.5		666	ns	Main clock operation


\* : The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.







The AC ratings are measured for the following measurement reference voltages.




DS07-13706-6E

### (2) Clock Output Timing

(Vcc = 5.0 V  $\pm$ 10%, Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C)


Parameter	Symbol Pin name		Va	lue	Unit	Remarks
Parameter	Symbol	Finitianie	Min	Max	Onic	itemaiks
Cycle time	<b>t</b> cyc	CLK	62.5	_	ns	
$CLK \uparrow \to CLK \downarrow time$	tchc∟	OLK	tcp/2 - 20	tcp/2+20	ns	




#### (3) Reset, Hardware Standby Input Timing

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$										
Parameter	Symbol	Pin name	Value		Value		Value		Unit	Remarks
Farameter	Symbol	FIII Haille	Min	Max	Unit	Reillarks				
Reset input time	trstl		16 tcp	_	ns	Under normal operation				
		RST	Oscillation time of oscillator* + 16 tcp	_	ms	In stop mode				
Hardware standby input time	<b>t</b> ∺s⊤∟	HST	16 tcp	_	ns	Under normal operation				

\* : Oscillation time of oscillator is time that the amplitude reached the 90 %. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between hundreds of  $\mu$ s to several ms. In the external clock, the oscillation time is 0 ms.






#### (4) Specification for Power-on Reset

$(V_{CC} = 5.0 \text{ V} \pm 10 \text{ \%}, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$									
Parameter	Querra la cal	Pin name	Va	lue	Unit	Remarks			
Farameter	Symbol		Min						
Power supply rising time	tR		0.05	30	ms				
Power-supply start voltage	Voff	Vcc	_	0.2	V				
Power-supply end voltage	Von	Vcc	2.7	—	V				
Power supply cut-off time	<b>t</b> off		4	—	ms	Due to repeated operations			

Notes: • Vcc must be kept lower than 0.2 V before power-on.


• The above values are used for creating a power-on reset.

• Some registers in the device are initialized only upon a power-on reset. To initialize these register, turn on the power supply using the above values.



#### (5) Bus Read Timing

Parameter	Symbol	Pin name	Va	lue	Unit	Remarks	
Farameter	Symbol	Finname	Min	Мах	Onit	Remarks	
ALE pulse width	<b>t</b> lhll	ALE	tcp/2 - 20	—	ns		
Effective address $\rightarrow$ ALE $\downarrow$ time	<b>t</b> avll	ALE, A23 to A16, AD15 to AD00	tcp/2 - 20	—	ns		
ALE $\downarrow \rightarrow$ address effective time	tllax	ALE, AD15 to AD00	tcp/2 - 15	—	ns		
Effective address $\rightarrow \overline{RD} \downarrow$ time	<b>t</b> avrl	A23 to A16, AD15 to AD00, RD	tcp – 15	—	ns		
Effective address $\rightarrow$ valid data input	<b>t</b> avdv	A23 to A16, AD15 to AD00	_	5 tcp/2 - 60	ns		
RD pulse width	<b>t</b> rlrh	RD	3 tcp/2 - 20	—	ns		
$\overline{RD} \downarrow \rightarrow valid  data input$	<b>t</b> RLDV	RD, AD15 to AD00	_	3 tcp/2 - 60	ns		
$\overline{RD} \uparrow \rightarrow data  hold  time$	<b>t</b> RHDX	RD, AD15 to AD00	0	—	ns		
$\overline{RD} \uparrow \rightarrow ALE \uparrow time$	<b>t</b> RHLH	RD, ALE	tcp/2 – 15	—	ns		
$\overline{RD} \uparrow \rightarrow address$ effective time	<b>t</b> RHAX	ALE, A23 to A16	tcp/2 - 10	—	ns		
Effective address $\rightarrow$ CLK $\uparrow$ time	tavch	A23 to A16, AD15 to AD00, CLK	tcp/2 - 20	_	ns		
$\overline{RD} \downarrow \to CLK \uparrow time$	<b>t</b> RLCH	RD, CLK	tcp/2 - 20	—	ns		
$ALE \downarrow \to \overline{RD} \downarrow time$	tllrl	ALE, RD	tcp/2 - 15	—	ns		




DS07-13706-6E

#### (6) Bus Write Timing

$(Vcc = 5.0 V \pm 10\%, Vs)$	$s = AVss = 0.0 V, T_A = -$	–40 °C to +85 °C)
------------------------------	-----------------------------	-------------------

Parameter	Symbol Pin name Value Min Max		Value		Unit	Remarks
Faidilietei			Max	Unit	Neillai KS	
Effective address $\rightarrow \overline{WR} \downarrow$ time	<b>t</b> avwl	A23 to A16, AD15 to AD00, WRH, WRL	tc⊧ – 15	_	ns	
WR pulse width	<b>t</b> wlwh	WRH, WRL	3 tcp/2 - 20	—	ns	
valid data output $\rightarrow \overline{WR} \uparrow$ time	<b>t</b> dvwh	AD15 to AD00, WRH, WRL	3 tcp/2 - 20	_	ns	
$\overline{WR} \uparrow \rightarrow data  hold time$	<b>t</b> whdx	AD15 to AD00, WRH, WRL	20	_	ns	Multiplex mode
$\overline{WR} \uparrow \rightarrow address \ effective \ time$	twhax	A23 to A16, WRH, WRL	tcp/2 - 10	_	ns	
$\overline{WR} \uparrow \rightarrow ALE \uparrow time$	twhlh	WRH, WRL, ALE	tcp/2 – 15	_	ns	
$\overline{WR} \downarrow \rightarrow CLK \uparrow time$	<b>t</b> wLCH	WRH, WRL, CLK	tcp/2 - 20	_	ns	




#### (7) Ready Input Timing

(Vcc = 5.0 V $\pm$ 10%, Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +85 °C)

Parameter	Symbol	Pin name	Value		Unit	Remarks
Farameter	Symbol	Finnanie	Min	Max	Onic	Nemarks
RDY setup time	<b>t</b> RYHS	RDY	45	_	ns	
RDY hold time	<b>t</b> ryhh	CLK	0	_	ns	


Note : Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.



#### (8) Hold Timing

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$									
Parameter	Symbol	Pin name	Value		Unit	Remarks			
	Symbol		Min	Max	Unit	Relliarks			
Pins in floating status $\rightarrow \overline{\text{HAK}} \downarrow$ time	<b>t</b> xhal	HAK	30	<b>t</b> CP	ns				
$\overline{HAK} \uparrow \rightarrow pin  valid time$	<b>t</b> hahv		<b>t</b> CP	2 tcp	ns				

Note : More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.




### (9) UART, Extended I/O Serial 0, 1 Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, T\_A = -40  $^{\circ}C$  to +85  $^{\circ}C)$ 

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Farameter	Symbol	Finname	Condition	Min Max		Unit	Rellia KS
Serial clock cycle time	tscyc	SCK0 to SCK2		8 tcp	—	ns	
SCK $\downarrow \rightarrow$ SOT delay time	<b>t</b> slov	SCK0 to SCK2, SOT0 to SOT2	Internal shift clock mode	-80	80	ns	
Valid SIN $ ightarrow$ SCK $\uparrow$	tı∨sн	SCK0 to SCK2, SIN0 to SIN2	C∟ = 80 pF + 1 TTL for an out- put pin	100	_	ns	
$SCK \uparrow \to valid SIN hold time$	tsнıx	SCK0 to SCK2, SIN0 to SIN2		<b>t</b> CP	_	ns	
Serial clock "H" pulse width	<b>t</b> shsl	SCK0 to SCK2		4 t <sub>CP</sub>	_	ns	
Serial clock "L" pulse width	<b>t</b> s∟sн	SCK0 to SCK2	External shift clock	4 t <sub>CP</sub>	_	ns	
SCK $\downarrow \rightarrow$ SOT delay time	<b>t</b> slov	SCK0 to SCK2, SOT0 to SOT2	External shift clock mode C <sub>L</sub> = 80 pF + 1 TTL for an output pin	_	150	ns	
Valid SIN $ ightarrow$ SCK $\uparrow$	tı∨sн	SCK0 to SCK2, SIN0 to SIN2		60	_	ns	
$SCK \uparrow \to valid SIN hold time$	tsнıx	SCK0 to SCK2, SIN0 to SIN2		60		ns	

Notes: • These are AC ratings in the CLK synchronous mode.


• CL is the load capacitance value connected to pins while testing.



#### (10) Timer Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 


Parameter	Symbol Pin name		Value		Unit	Remarks
	Symbol	Finnanie	Min	Max	Onit	Renarks
Input pulse width	t⊤ıwн t⊤ıw∟	TIN0, TIN1 IN0 to IN3	4 tcp		ns	



#### (11) Timer Output Timing

$(V_{cc} = 5.0 \text{ V} \pm 10\%, \text{ V}_{ss} = \text{AV}_{ss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} ^{\circ}\text{C} ^{\circ}\text{C} ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} $	°C)	
--	-----	--


Parameter	Symbol	Pin name	Va	lue	Unit	Remarks
i arameter	Gymbol	i in name	Min	Max		
$CLK \uparrow \to T_{OUT} \text{ transition time}$	tто	TOT0,TOT1,OUT0, OUT1,PPG0 to PPG5	30	_	ns	



#### (12) Trigger Input Timing

(Vcc = 5.0 V±10%, Vss = AVss = 0.0 V, T\_A = -40 °C to +85 °C)

Parameter Svm	Symbol	Pin name	Va	lue	Unit	Remarks	
Falanetei	Farameter Symbol		Min	Max	Onit	Remarks	
Input pulse width	tтrgн	IRQ0 to IRQ7	5 tcp	_	ns	Under normal operation	
Input pulse width trrgL			1		μs	In stop mode	




#### (13) I<sup>2</sup>C Interface

		(		VSS = AVSS = 0.0 V,	• • •		
Parameter	Symbol	Pin name	Va	Unit	Remarks		
Farameter Symbol		Finname	Min	Max	Unit	Remarks	
Internal clock cycle time	<b>t</b> CP	—	62.5	666	ns	All products	
Start condition output	<b>t</b> stao		$t_{CP}  imes m  imes n/2 - 20$	$t_{CP} \times m \times n/2 + 20$	ns		
Stop condition output	<b>t</b> stoo	SDA0 to SDA2 SCL0 toSCL2	$t_{CP} (m \times n/2 + 4) - 20$	tcp (m × n/2 + 4) + 20	ns	Only as master	
Start condition detection	<b>t</b> stai	30L0 1030L2	3 tcp + 40	—	ns Only as slave		
Stop condition detection	<b>t</b> stoi		3 tcp + 40	—	ns	Only as slave	
SCL output "L" width	<b>t</b> LOWO		$t_{CP}  imes m  imes n/2 - 20$	$t_{CP} \times m \times n/2 + 20$	ns		
SCL output "H" width	tніgнo	SCL0 to SCL2	$t_{CP} (m \times n/2 + 4) - 20$	$t_{CP}(m \times n/2 + 4) + 20$	ns	Only as master	
SDA output delay time	tDOO	SDA0 to SDA2	2 tcp – 20	2 tcp + 20	ns		
Setup after SDA output interrupt period	<b>t</b> dosuo	SCL0 to SCL2	4 tcp – 20	_	ns		
SCL input "L" width	<b>t</b> LOWI	SCL0 to SCL2	3 tcp + 40	—	ns		
SCL input "H" width	<b>t</b> highi	30L0 10 30L2	tcp + 40	_	ns		
SDA input setup time	tsui	SDA0 to SDA2	40		ns		
SDA input hold time	tноi	SCL0 to SCL2	0		ns		

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Notes: • "m" and "n" in the above table represent the values of shift clock frequency setting bits (CS4 to CS0) in the clock control register "ICCR". For details, refer to the register description in the hardware manual.
tbosuo represents the minimum value when the interrupt period is equal to or greater than the SCL "L" width.

• The SDA and SCL output values indicate that that rise time is 0 ns.



### 5. A/D Converter


#### (1)Electrical Characteristics

$(4.5 V \le AVRH - AVRL, Vcc = AVcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +85 °C)$							
Parameter	Symbol	Pin name		Value	Unit	Remarks	
i ululiotoi	Cymbol		Min	Тур	Max	Unit	Romanico
Resolution	—	—	—	10	—	bit	
Total error	_		_		±5.0	LSB	
Non-linearity error	_		_		±2.5	LSB	
Differential linearity error	_	_	_		±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVRL– 3.5LSB	AVRL+ 0.5LSB	AVRL+ 4.5LSB	V	1LSB= (AVRH–AVRL)
Full-scale transition voltage	Vfst	AN0 to AN7	AVRH– 6.5LSB	AVRH– 1.5LSB	AVRH+ 1.5LSB	V	/1024
Sampling period	<b>t</b> smp	—	64	_	4096	<b>t</b> CP	
Compare time	<b>t</b> CMP	—	22	—	—	μs	*1
A/D Conversion time	<b>t</b> CNV	_	26.3	_	—	μs	*2
Analog port input current	IAIN	AN0 to AN7	_	_	10	μΑ	
Analog input voltage	VAIN	AN0 to AN7	AVRL	_	AVRH	V	
Reference voltage	—	AVRH	AVRL + 4.5	_	AVcc	V	
Reference voltage	_	AVRL	0	_	AVRH – 4.5	V	
Bower aupply aurrent	bly current		_	3.5	7.0	mA	
Power supply current	Іан	AVCC	_	_	5	μΑ	*3
Reference voltage	IR	AVRH	—	300	500	μΑ	
supply current	IRH		_	_	5	μA	*3
Offset between channels	—	AN0 to AN7	—	_	4	LSB	

(4.5 V ≤ AVRH – AVRL, Vcc = AVcc = 5.0 V±10%, Vss = AVss = 0.0 V, T<sub>A</sub> = −40 °C to +85 °C)

\*1: When  $F_{CP} = 8$  MHz,  $t_{CMP} = 176 \times t_{CP}$ . When  $F_{CP} = 16$  MHz,  $t_{CMP} = 352 \times t_{CP}$ .

- \*2: Equivalent to the time for conversion per channel if "tsmp = 64 × tcp" or "tcmp = 352 × tcp" is selected when Fcp = 16 MHz.
- \*3: Specifies the power-supply current (Vcc = AVcc = AVRH = 5.0 V) when the A/D converter is inactive and the CPU has been stopped.
- Notes: The error becomes larger relatively as |AVRH-AVRL| becomes smaller.
  - Use the output impedance  $r_s$  of the external circuit for analog input under the following condition: External circuit output impedance  $r_s = 10 \text{ k}\Omega$  Max.
  - If the output impedance of the external circuit is too high, the analog voltage sampling time may be insufficient.
  - If you insert a DC-blocking capacitor between the external circuit and the input pin, select a capacitance that is about several thousands times the sampling capacitance C<sub>SH</sub> in the chip to suppress the effect of capacity potential division with C<sub>SH</sub>.




#### (2) Definitions of Terms

• Resolution: Analog transition identifiable by the A/D converter.

Analog voltage can be divided into 1024 (2<sup>10</sup>) components at 10-bit resolution.

- Total error: Difference between actual and logical values. This error is the sum of an offset error, gain error, non-linearity error and an error caused by noise.
- Linearity error: Deviation of the straight line drawn between the zero transition point (00 0000 0000 <-> 00 0000 0001) and the full-scale transition point (11 1111 1110 <-> 11 1111 1111) of the device from actual conversion characteristics
- Differential linearity error: Deviation from the ideal input voltage required to shift output code by one LSB




Parameter	Condition	Value			Unit	Remarks	
Falameter	Condition	Min	Тур	Max	Unit	Remarks	
Sector erase time		—	1.5	30	S	Excludes 00H programming prior erasure	
Chip erase time	$\begin{array}{l} T_{\text{A}}=+~25~^{\circ}\text{C}\\ \text{Vcc}=5.0~\text{V} \end{array}$	—	10.5	_	S	Excludes 00H programming prior erasure	
Word (16-bit width) programming time		_	16	500	μs	Excludes system-level overhead	
Program/Erase cycle		100,000	_	_	cycle	Guaranteed 100,000 cycles	
Filogram/Erase cycle	_	10,000	_	—	cycle	Guaranteed 10,000 cycles	
Data hold time	—	100,000	_	_	h		

## 6. Flash Memory Program/Erase Characteristics


## ■ EXAMPLE CHARACTERISTICS

### 1. "L" level output voltage




DS07-13706-6E


#### 2. "H" level output voltage



### 3. "H" level input voltage / "L" level input voltage (CMOS input)



54



# 4. "H" level input voltage / "L" level input voltage (CMOS hysteresis input)



### 5. Power supply current

(fcp = internal operating clock frequency)

6

3 2

1 0

3.5

4

lccs (mA) 5 4

• MB90552A/B • Measurement conditions: External clock mode, ROM read loop operation, without resource operation, Typ sample, internal operating frequency = 4MHz (external rectangular wave clock at 8MHz),  $T_A = +25 \ ^{\circ}C$ Icc – Vcc 30 T<sub>A</sub> = + 25 °C  $f_{CP} = 16 \text{ MHz}$ 25 20 fcp = 10.6 MHz Icc (mA) 15 fcp = 8 MHz 10 fcp = 4 MHz 5 0 3.5 4 4.5 5 5.5 Vcc (V) Iccs – Vcc 10 T<sub>A</sub> = + 25 °C 9  $f_{CP} = 16 \text{ MHz}$ 8 7

(Continued)

5.5

FUJITSU

4.5


Vcc (V)

 $f_{CP} = 10.6 \text{ MHz}$ 

 $f_{CP} = 8 MHz$ 

 $f_{CP} = 4 MHz$ 


5



DS07-13706-6E

FUJITSU


### 6. Pull-up resistance




# ■ ORDERING INFORMATION

Part number	Package	Remarks
MB90552APF MB90552BPF MB90553APF MB90553BPF MB90T552APF MB90T553APF MB90F553APF MB90F553APF	100-pin plastic QFP (FPT-100P-M06)	
MB90552APMC MB90552BPMC MB90553APMC MB90553BPMC MB90T552APMC MB90T553APMC MB90F553APMC MB90F553APMC	100-pin plastic LQFP (FPT-100P-M20)	

### PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


(Continued)

FUjitsu

60

#### (Continued)






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
	_	The package code is changed. (FPT-100P-M05 $\rightarrow$ FPT-100P-M20)
59	■ ORDERING INFORMATION	$\begin{array}{llllllllllllllllllllllllllllllllllll$
60	■ PACKAGE DIMENSIONS	The package figure is changed. (FPT-100P-M05 $\rightarrow$ FPT-100P-M20)

The vertical lines marked in the left side of the page show the changes.



# FUJITSU MICROELECTRONICS LIMITED

7-1, Nishishinjuku 2-chome, Shinjuku Dai-Ichi Seimei Bldg., Shinjuku-ku, Tokyo 163-0722, JAPAN Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, F. R. GERMANY Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1002 Daechi-Dong, 206 KOSMO TOWER, Kangnam-Gu, Seoul 135-280, KOREA Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore 556741, SINGAPORE Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. No.222 Yan An Road(E), Rm.3102, Bund Center, Shanghai 200002, P. R. CHINA Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 11 Canton Road, 10/F., World Commerce Centre, Tsimshatsui, Kowloon, HONG KONG Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in

nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business & Media Promotion Dept.