8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89630R Series

MB89635R/636R/637R/P637/PV630

The MB89630R series has been developed as a general-purpose version of the F²MC*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, a UART, timers, a PWM timer, a serial interface, an A/D converter, an external interrupt, and a watch prescaler.

* : F²MC is the abbreviation for Fujitsu Flexible Microcontroller.

FEATURES

- · High-speed operating capability at low voltage
- Minimum execution time: 0.4 $\mu s@3.5$ V, 0.8 $\mu s@2.7$ V
- F²MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

• Five types of timers

8-bit PWM timer: 2 channels (Also usable as a reload timer)
8-bit pulse-width count timer (Continuous measurement capable, applicable to remote control, etc.)
16-bit timer/counter
21-bit timebase timer

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/

Copyright©1998-2009 FUJITSU MICROELECTRONICS LIMITED All rights reserved 2009.5

(Continued)

- UART
 - CLK-synchronous/CLK-asynchronous data transfer capable (6, 7, and 8 bits)
- Serial interface Switchable transfer direction to allows communication with various equipment.
- 10-bit A/D converter Start by an external input capable
- External interrupt: 4 channels Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
 Stop mode (Oscillation stops to minimize the current consumption.)
 Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
 Subclock mode
 Watch mode
- Bus interface function With hold and ready function

2

■ PRODUCT LINEUP

Part number								
ltem	MB89635R	MB89636R MB89637R		MB89P637	MB89PV630			
Classification		ass-produced prod mask ROM produc		One-time PROM product	Piggyback/ evaluation product (for evaluation and development)			
ROM size	16 K × 8 bits (internal mask ROM)	ternal mask (internal mask (i		$32 \text{ K} \times 8 \text{ bits}$ (Internal PROM, to be programmed with general- purpose EPROM programmer)	32 K × 8 bits (external ROM)			
RAM size	512×8 bits	768 × 8 bits	1024 × 8 bits	1024×8 bits	1024×8 bits			
CPU functions	The number of i Instruction bit le Instruction lengt Data bit length: Minimum execu Interrupt proces	ngth: h: tion time:	61 μs@32.768 kHz) MHz, 562.5 μs@3	2.768 kHz				
Ports	Input ports: Output ports (N- I/O ports (N-ch Output ports (C I/O ports (CMO Total:	MOS):	8 (All also serve 4 (All also serve 8 (All also serve	 5 (All also serve as peripherals.) 8 (All also serve as peripherals.) 4 (All also serve as peripherals.) 8 (All also serve as bus control.) 28 (27 ports also serve as bus pins and peripherals.) 53 				
Watch timer		21 bits \times 1 (in m	nain clock)/15 bits \times	1 (at 32.768 kHz)				
8-bit PWM timer		channels	output capable, oper		. ,			
8-bit pulse width count timer	8-bit reload tim 8-bit pulse w	 8-bit timer operation (overflow output capable, operating clock cycle: 0.4 to 12.8 μs) 8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 to 12.8 μs) 8-bit pulse width measurement operation (capable of continuous measurement, and measurement of "H" pulse width/ "L" pulse width/ from ↑ to ↑/from ↓ to ↓) 						
16-bit timer/ counter	16-bit ev	16-bit timer operation (operating clock cycle: 0.4 μs) 16-bit event counter operation (rising edge/falling edge/both edge selectable)						
8-bit serial I/O	8 bits LSB first/MSB first selectable One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)							
UART	Capable of switching two I/O systems by software Transfer data length (6, 7, and 8 bits) Transfer rate (300 to 62500 bps. at 10 MHz oscillation)							
10-bit A/D converter	10-bit resolution × 8 channels A/D conversion mode (conversion time: 13.2 μs) Sense mode (conversion time: 7.2 μs) Capable of continuous activation by an external activation or an internal timer							

(Continued)

DS07-12531-4E

(Continued)

Part number Item	MB89635R	MB89636R	MB89637R	MB89P637	MB89PV630			
External interrupt input		4 independent channels (edge selection, interrupt vector, source flag). Rising edge/falling edge selectable Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)						
Standby mode	Sleep mode, stop mode, watch mode, and subclock mode							
Process	CMOS							
Operating voltage*	2.2 V to 6.0 V 2.7 V to 6.0 V							
EPROM for use	MBM27C256A- MBM27C256A-							

* : Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV630, the voltage varies with the restrictions of the EPROM for use.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89635R	MB89636R MB89637R	MB89P637	MB89PV630
DIP-64P-M01	0	0	0	×
FPT-64P-M06	0	0	0	×
FPT-64P-M23	0	0	×	×
MQP-64C-P01	×	×	×	0
MDP-64C-P02	×	×	×	0

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section "
Package Dimensions."

|

DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• On the MB89P637, the program area starts from address 8007_H but on the MB89PV630 and MB89637R starts from 8000_H.

(On the MB89P637, addresses 8000^H to 8006^H comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV630/MB89637R, addresses 8000^H to 8006^H could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P637.)

- The stack area, etc., is set at the upper limit of the RAM.
- The external area is used.

2. Current Consumption

- In the case of the MB89PV630, add the current consumed by the EPROM which connected to the top socket.

3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "Mask Options".

Take particular care on the following points:

- A pull-up resistor cannot be set for P50 to P53 on the MB89P637.
- Options are fixed on the MB89PV630.

4. Differences between the MB89630 and MB89630R Series

• Memory access area

There are no difference between the access area of MB89635/MB89635R, and that of MB89637/MB89637R. The access area of MB89636 is different from that of the MB89636R when using in external bus mode.

Address	Memory area				
Address	MB89636	MB89636R			
0000н to 007Fн	I/O area	I/O area			
0080н to 037Fн	RAM area	RAM area			
0380н to 047Fн		Access prohibited			
0480н to 7FFFн	External area	External area			
8000н to 9FFFн		Access prohibited			
A000н to FFFFн	ROM area	ROM area			


- Other specifications Both MB89630 series and MB89635R/636R/637R is the same.
- Electrical specifications/electrical characteristics Electrical specifications of the MB89635R/636R/637R series are the same as that of the MB89630 series. Electrical characteristics of both the series are much the same.

■ CORRESPONDENCE BETWEEN THE MB89630 AND MB89630R SERIES


- The MB89630R series is the reduction version of the MB89630 series.
- The the MB89630 and MB89630R series consist of the following products:

MB89630 series	MB89635	MB89636	MB89637	MB89P637	MB89PV630
MB89630R series	MB89635R	MB89636R	MB89637R	10031 037	

PIN ASSIGNMENT



DS07-12531-4E



8

FUITSU

■ PIN DESCRIPTION

Pin no.			0			
SH-DIP ^{*1} MDIP ^{*2}	QFP2 ^{*3}	QFP1 ^{*4} MQFP ^{*5}	Pin name	Circuit type	Function	
30	22	23	X0	Α	Main clock crystal oscillator pins	
31	23	24	X1			
28	20	21	MOD0	D	Operating mode selection pins	
29	21	22	MOD1		Connect directly to Vcc or Vss.	
27	19	20	RST	C	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".	
56 to 49	48 to 41	49 to 42	P00/AD0 to P07/AD7	F	General-purpose I/O ports When an external bus is used, these ports function as the multiplex pins of the lower address output and the data I/O.	
48 to 41	40 to 33	41 to 34	P10/A08 to P17/A157	F	General-purpose I/O ports When an external bus is used, these ports function as an upper address output.	
40	32	33	P20/BUFC	Н	General-purpose output port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR.	
39	31	32	P21/HAK	Н	General-purpose output port When an external bus is used, this port can also be used as a hold acknowledge by setting the BCTR.	
38	30	31	P22/HRQ	F	General-purpose output port When an external bus is used, this port can also be used as a hold request input by setting the BCTR.	
37	29	30	P23/RDY	F	General-purpose output port When an external bus is used, this port functions as a ready input.	
36	28	29	P24/CLK	Н	General-purpose output port When an external bus is used, this port functions as a clock output.	
35	27	28	P25/WR	Н	General-purpose output port When an external bus is used, this port functions as a write signal output.	
34	26	27	P26/RD	Н	General-purpose output port When an external bus is used, this port functions as a read signal output.	

*1: DIP-64P-M01

*2: MDP-64C-P02

*3: FPT-64P-M23

*4: FPT-64P-M06 *5: MQP-M64C-P01

FUJITSU

(Continued)

DS07-12531-4E

Pin no.		Bin name Circuit			
SH-DIP ^{*1} MDIP ^{*2}	QFP2 ^{*3}	QFP1 ^{*4} MQFP ^{*5}	Pin name	type	Function
33	25	26	P27/ALE	Н	General-purpose output port When an external bus is used, this port functions as an address latch signal output.
2	58	59	P30/UCK1	G	General-purpose I/O port Also serves as the clock I/O 1 for the UART. This port is a hysteresis input type.
1	57	58	P31/UO1	F	General-purpose I/O port Also serves as the data output 1 for the UART.
63	55	56	P32/UI1	G	General-purpose I/O port Also serves as the data input 1 for the UART. This port is a hysteresis input type.
62	54	55	P33/SCK1	G	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O. This port is a hysteresis input type.
61	53	54	P34/SO1	F	General-purpose I/O port Also serves as the data output for the 8-bit serial I/O.
60	52	53	P35/SI1	G	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O. This port is a hysteresis input type.
59	51	52	P36/PWC	G	General-purpose I/O port Also serves as the measured pulse input for the 8-bit pulse width counter. This port is a hysteresis input type.
58	50	51	P37/WTO	F	General-purpose I/O port Also serves as the toggle output for the 8-bit pulse width counter.
6	62	63	P40/UCK2	G	General-purpose I/O port Also serves as the clock I/O 2 for the UART. This port is a hysteresis input type.
5	61	62	P41/UO2	F	General-purpose I/O port Also serves as the data output 2 for the UART.
4	60	61	P42/UI2	G	General-purpose I/O port Also serves as the data input 2 for the UART. This port is a hysteresis input type.
3	59	60	P43/PTO1	F	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer.
10	2	3	P50/ADST	К	General-purpose I/O port Also serves as an A/D converter external activation. This port is a hysteresis input type.

*1: DIP-64P-M01

*2: MDP-64C-P02

*4: FPT-64P-M06

*5: MQP-M64C-P01

*3: FPT-64P-M23

(Continued)

10

Pin no.			0:		
SH-DIP ^{*1} MDIP ^{*2}	QFP2 ^{*3}	QFP1 ^{*4} MQFP ^{*5}	Pin name	Circuit type	Function
9	1	2	P51/BZ	J	General-purpose I/O port Also serves as a buzzer output.
8	64	1	P52	J	General-purpose I/O port
7	63	64	P53/PTO2	J	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer.
11 to 18	3 to 10	4 to 11	P60/AN0 to P67/AN7	I	N-ch open-drain output ports Also serve as an A/D converter analog input.
26, 25	18, 17	19, 18	P70/INT0/X1A, P71/INT1/X0A	B/E	Input-only ports These ports are a hysteresis input type. Also serve as an external interrupt input (at single- clock operation). Subclock crystal oscillator pins (at dual-clock operation)
24, 23	16, 15	17, 16	P72/INT2, P73/INT3	E	Input-only ports Also serve as an external interrupt input. These ports are a hysteresis input type.
22	14	15	P74/EC	E	General-purpose input port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type.
64	56	57	Vcc		Power supply pin
32, 57	24,49	25, 50	Vss	_	Power supply (GND) pin
19	11	12	AVcc		A/D converter power supply pin
20	12	13	AVR	—	A/D converter reference voltage input pin
21	13	14	AVss		A/D converter power supply pin Use this pin at the same voltage as Vss.

*1: DIP-64P-M01

(Continued)

*4: FPT-64P-M06

*2: MDP-64C-P02


*3: FPT-64P-M23

*5: MQP-M64C-P01

Pin	Pin no.		I/O	Function	
MDIP	MQFP	Pin name	1/0	Function	
65	66	Vpp	0	"H" level output pin	
66 67 68 69 70 71 72 73 74	67 68 69 70 71 72 73 74 75	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins	
75 76 77	77 78 79	01 02 03	I	Data input pins	
78	80	Vss	0	Power supply (GND) pin	
79 80 81 82 83	82 83 84 85 86	04 05 06 07 08	I	Data input pins	
84	87	CE	0	ROM chip enable pin Outputs "H" during standby.	
85	88	A10	0	Address output pin	
86	89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.	
87 88 89	91 92 93	A11 A9 A8	0	Address output pins	
90	94	A13	0		
91	95	A14	0		
92	96	Vcc	0	EPROM power supply pin	
	65 76 81 90	N.C.		Internally connected pins Be sure to leave them open.	


• External EPROM pins (MB89PV630 only)

■ I/O CIRCUIT TYPE



(Continued)

(Continued)



HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (option selection) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P637


The MB89P637 is an OTPROM version of the MB89630 series.

1. Features

- 32-Kbytes PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode is illustrated below.



3. Programming to the EPPROM

In EPROM mode, the MB89P637 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter.

However, the electronic signature mode cannot be used.


When the operating ROM area for a single chip is 32 Kbytes (8007_H to FFFF_H) the EPROM can be programmed as follows:

• Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007^H to 7FFF^H. (Note that addresses 8000^H to FFFF^H in the operating mode assign to 0000^H to 7FFF^H in EPROM mode).
- (3) Load option data into addresses 0000H to 0006H of the EPROM programmer.
 (For information about each corresponding option, see "8. OTPROM Option Bit Map".)
- (4) Program with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. OTPROM Option Bit Map

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0000н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single/dual- clock system 1: Dual clock 0: Single clock	Reset pin output 1: Yes 0: No	Power-on reset 1: Yes 0: No	11:2 ¹⁸ /Fc	bilization (/Fсн) н 01:2 ¹⁷ /Fсн н 00:2 ⁴ /Fсн
0001н	P07	P06	P05	P04	P03	P02	P01	P00
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
0002н	P17	P16	P15	P14	P13	P12	P11	P10
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
0003н	P37	P36	P35	P34	P33	P32	P31	P30
	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	1: No	1: No	1: No	1: No	1: No	1: No	1: No	1: No
	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
0004н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P43 Pull-up 1: No 0: Yes	P42 Pull-up 1: No 0: Yes	P41 Pull-up 1: No 0: Yes	P40 Pull-up 1: No 0: Yes
0005н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	P74 Pull-up 1: No 0: Yes	P73 Pull-up 1: No 0: Yes	P72 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable
0006н	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Reserved bit
	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable
	and writable	and writable	and writable	and writable	and writable	and writable	and writable	and writable

Note: Each bit is set to '1' as the initialized value.


■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20CZ, MBM27C256A-20TV

2. Memory Space


Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



3. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007_H to 7FFF_H.
- (3) Program to 0000 to 7FFF_H with the EPROM programmer.


BLOCK DIAGRAM



CPU CORE

1. Memory Space


The microcontrollers of the MB89630R series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end of I/O area, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89630R series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):	A 16-bit register for indicating the instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A16-bit register for index modification
Extra pointer (EP):	A16-bit pointer for indicating a memory address
Stack pointer (SP):	A16-bit register for indicating a stack area
Program status (PS):	A16-bit register for storing a register pointer, a condition code



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below. • Rule for conversion of actual addresses of the general-purpose register area RP Lower OP codes "0" "0" "0" "0" "1" R4 R3 R2 R1 R0 b2 b1 b0 \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow \downarrow 1 J. \downarrow \downarrow A15 A14 A13 A12 A11 A10 A9 A8 A7 Generated addresses A6 A5 A4 A3 A2 A1 A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.
- IL1, IL0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	ILO	Interrupt level	High-low
0	0	1	High
0	1		f
1	0	2	
1	1	3	Low


- N-flag: Set to '1' if the MSB becomes to '1' as the result of an arithmetic operation. Cleared to '0' when the bit is cleared to '0'.
- Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.
- V-flag: Set to '1' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.
- C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. Set to the shift-out value in the case of a shift instruction.

DS07-12531-4E

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89630R series. The bank currently in use is indicated by the register bank pointer (RP).



Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(W)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(W)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н	(W)	BCTR	External bus pin control register
06н		Vac	cancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	System clock control register
09н	(R/W)	WDTE	Watchdog timer control register
0Ан	(R/W)	TBCR	Timebase timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	CHG3	Port 3 switching register
0Dн	(R/W)	PDR3	Port 3 data register
0Ен	(W)	DDR3	Port 3 data direction register
0F н	(R/W)	PDR4	Port 4 data register
10н	(W)	DDR4	Port 4 data direction register
11 н	(R/W)	BUZR	Buzzer register
12н	(R/W)	PDR5	Port 5 data register
13н	(R/W)	PDR6	Port 6 data register
14 н	(R)	PDR7	Port 7 data register
15н	(R/W)	PCR1	PWC pulse width control register 1
16 н	(R/W)	PCR2	PWC pulse width control register 2
17 н	(R/W)	RLBR	PWC reload buffer register
18 н	(R/W)	TMCR	16-bit timer control register
19 н	(R/W)	TCHR	16-bit timer count register (H)
1Ан	(R/W)	TCLR	16-bit timer count register (L)
1 Вн		Vac	cancy
1Сн	(R/W)	SMR1	Serial mode register
1Dн	(R/W)	SDR1	Serial data register
1Ен		Vac	cancy
1Fн		Vac	cancy

■ I/O MAP

(Continued)

DS07-12531-4E

Address	Read/write	Register name	Register description
20н	(R/W)	ADC1	A/D converter control register 1
21н	(R/W)	ADC2	A/D converter control register 2
22н	(R/W)	ADDH	A/D converter data register (H)
23н	(R/W)	ADDL	A/D converter data register (L)
24н	(R/W)	EIC1	External interrupt control register 1
25н	(R/W)	EIC2	External interrupt control register 2
26н		Vac	cancy
27н		Vac	cancy
28н	(R/W)	CNTR1	PWM timer control register 1
29н	(R/W)	CNTR2	PWM timer control register 2
2Ан	(R/W)	CNTR3	PWM timer control register 3
2Вн	(W)	COMR1	PWM timer compare register 1
2Сн	(W)	COMR2	PWM timer compare register 2
2 D н	(R/W)	SMC	UART serial mode control register
2Ен	(R/W)	SRC	UART serial rate control register
2 F н	(R/W)	SSD	UART serial status/data register
30н	(R) (W)	SIDR SODR	UART serial input data control register UART serial output data control register
31н to 7Вн		Vac	cancy
7Сн	(W)	ILR1	Interrupt level setting register 1
7Dн	(W)	ILR2	Interrupt level setting register 2
7Ен	(W)	ILR3	Interrupt level setting register 3
7 Fн		Vac	cancy

Note: Do not use vacancies.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)Value Symbol Unit Remarks Parameter Min. Max. Vss + 7.0 Vcc Vss-0.3 V Power supply voltage AVcc Vss - 0.3Vss + 7.0 V AVR must not exceed AVR Vss - 0.3Vss + 7.0 V A/D converter reference input voltage "AVcc + 0.3 V". Except P50 to P53 Vı Vss - 0.3Vcc + 0.3 V Input voltage VI2 $V_{SS} - 0.3$ Vss + 7.0 V P50 to P53 Vcc + 0.3 Vo Vss - 0.3V Except P50 to P53 Output voltage V₀₂ Vss-0.3 Vss + 7.0 V P50 to P53 "L" level maximum output current **I**OL 20 mΑ Average value (operating "L" level average output current OLAV 4 mΑ current \times operating rate) "L" level total maximum output current ΣΙΟL 100 mΑ Average value (operating "L" level total average output current Σ IOLAV 40 mΑ current \times operating rate) "H" level maximum output current Юн -20 mΑ Average value (operating "H" level average output current -4 mΑ ОНАУ current \times operating rate) "H" level total maximum output current ΣІон -50 mΑ Average value (operating "H" level total average output current ΣΙοήαν -20 mΑ current \times operating rate) PD Power consumption 500 mW ____ TΑ °C Operating temperature -40 +85 °C Storage temperature +150 Tstg -55

*: Use AVcc and Vcc set at the same voltage.

Take care so that $\mathsf{AV}_{\mathsf{CC}}$ does not exceed $\mathsf{V}_{\mathsf{CC}},$ such as when power is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss=	$V_{SS} =$	0.0	V)
(11033-	v 33 -	0.0	v ,

Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Symbol	Min.	Max	Unit	Reillaiks
	Vcc	2.2*	6.0*	V	Normal operation assurance range* MB89635R/636R/637R
Power supply voltage	VCC	2.7*	6.0*	V	Normal operation assurance range* MB89PV630/P637
	AVcc	1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	3.0	AVcc	V	
Operating temperature	TA	-40	+85	°C	

* : These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics".




Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F_{CH}. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

			(AVcc	= Vcc = 5.0	0 V, AVss	= Vss = 0.0	V, Ta	= -40°C to +85°C)
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Falameter	Symbol	Fill hame	Condition	Min.	Тур.	Max.	Unit	Remarks
	Vih1	P00 to P07, P10 to P17, P22, P23, P31, P34, P37, P41, P43, P51 to P53		0.7 Vcc		Vcc + 0.3	V	P51 to P53 with pull-up resistor
"H" level input	Vih2	P51 to P53		0.7 Vcc	_	Vss + 6.0	V	Without pull-up resistor
voltage	Vihs	RST, MOD0, MOD1, P30, P32, P33, P35, P36, P40, P42,P50, P72 to P74	-	0.8 Vcc		Vcc + 0.3	V	P50 with pull-up resistor
	VIHS2	P50, P70, P71		0.8 Vcc		Vss + 6.0	V	Without pull-up resistor
	VIL	P00 to P07, P10 to P17, P22, P23, P31, P34, P37, P41, P43		Vss-0.3		0.3 Vcc	V	
"L" level input voltage	Vils	P30, P32, P33, P35, P36, P40, P42, P50 to P53, <u>P70 to P74,</u> RST, MOD0, MOD1		Vss-0.3		0.2 Vcc	V	
Open-drain output pin application voltage	Vd	P50 to P53		Vss-0.3		Vss + 6.0	V	
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43	Іон = -2.0 mA	4.0			V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P43, P50 to P53, P60 to P67, RST	lo∟= 4.0 mA			0.4	V	
Input leakage current (Hi-z output leakage current)	lu	P00 to P07, P10 to P17, P20 to P23, P30 to P37, P40 to P43, P50 to P53, P70 to P74, MOD0, MOD1	0.0 V < V1 < Vcc		_	±5	μΑ	Without pull-up resistor

(Continued)

Parameter	Symbol	Pin name	Condition			Value		Unit	Remarks
Farameter	Symbol	Fill lidine		Condition	Min.	Тур.	Max.	Unit	Remarks
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74	Vı =	= 0.0 V	25	50	100	kΩ	With pull-up resistor
	Icc1		Vcc	= 10 MHz = 5.0 V ² = 0.4 μs	_	12	20	mA	
	Icc2		Vcc	= 10 MHz = 3.0 V	_	1.0	2	mA	MB89635R/ 636R/637R/ PV630
			$t_{inst}^{*2} = 6.4 \ \mu s$ —		_	1.5	2.5	mA	MB89P637
			node	$F_{CH} = 10 \text{ MHz}$ $V_{CC} = 5.0 \text{ V}$ $t_{inst}^{*2} = 0.4 \mu\text{s}$	_	3	7	mA	
	Iccs2	-	Sleep mode	FcH = 10 MHz Vcc = 3.0 V t _{inst} * ² = 6.4 μs	—	0.5	1.5	mA	
Power supply	Iccl		F _{CL} = 32.768 kHz, Vcc = 3.0 V Subclock mode		_	50	100	μA	MB89635R/ 636R/637R/ PV630
current ^{*1}		Vcc			—	500	700	μΑ	MB89P637
	Iccls		F_{CL} = 32.768 kHz, Vcc = 3.0 V Subclock sleep mode		_	25	50	μA	
	Ісст		FcL = 32.768 kHz, Vcc = 3.0 V • Watch mode • Main clock stop mode at dual- clock system			3	15	μΑ	
	Іссн		• Su m • Ma m	= +25°C ubclock stop ode ain clock stop ode at single- ock system			1	μΑ	

$(AV_{CC} = V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

(Continued)

DS07-12531-4E

(Continued)

			(AVcc =	= Vcc $=$ 5.0	V, AVss=	: Vss = 0.0	$V, I_A =$	<u>-40°C to +85°C)</u>
Parameter	Symbol	Pin name	Pin name Condition	Value			Unit	Remarks
Farameter	Symbol	Fininanie	Condition	Min.	Тур.	Max.	Unit	Remarks
Power supply current ^{*1}	IA		$F_{CH} = 10 \text{ MHz},$ when A/D conversion operates.		6		mA	
	Іан	AVcc	$F_{CH} = 10 \text{ MHz},$ $T_A = +25^{\circ}\text{C},$ when A/D conversion in a stop.	_	_	1	μΑ	
Input capacitance	CIN	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz	_	10	_	pF	

*1: The power supply current is measured at the external clock.

In the case of the MB89PV630, the current consumed by the connected EPROM and ICE is not counted.


*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics".

4. AC Characteristics

(1) Reset Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Paramotor	Symbol	Condition	Value			Remarks
Parameter	Symbol	Condition	Min.	Max.	Unit	Remarks
RST "L" pulse width	tzlzн	_	48 theyl		ns	




(2) Specification for Power-on Reset

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$


Parameter	Symbol Condition		Value		Unit	Remarks	
Farameter	Symbol	Min. Max.		iteliidi ka			
Power supply rising time	tR		—	50	ms	Power-on reset function only	
Power supply cut-off time	toff		1		ms	Min. interval time for the next power-on reset	


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

	= Vss = 0	0.0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)						
Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
Falailletei		Finitianie		Min.	Тур.	Max.	Unit	Romanie
Clock frequency	Fсн	X0, X1		1	—	10	MHz	
Clock frequency	Fc∟	X0A, X1A		_	32.768	—	kHz	
Clock cycle time	t HCYL	X0, X1		100	—	1000	ns	
	t LCYL	X0A, X1A			30.5	—	μs	
Input clock pulse width	Pwн Pw∟	X0		20	_	_	ns	External clock
Input clock pulse width	Pwlh Pwll	X0A		_	15.2	_	μs	External clock
Input clock rising/ falling time	tcr tcf	X0				10	ns	External clock





FUjitsu

(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	t:	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F _{CH}) t _{inst} = 0.4 μ s, operating at F _{CH} = 10 MHz
	Tinst	2/FcL	μs	$t_{inst} = 61.036 \ \mu s$, operating at $F_{CL} = 32.768 \ kHz$


Note: Operating at 10 MHz, the cycle varies with the set execution time.

(5) Clock Output Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Baramatar	Symbol	Pin	Condition	Va	Unit	Remarks	
Parameter	Symbol	name	Condition	Min.	Max.	Unit	Neillai K5
Cycle time	tcyc	CLK		1/2 t _{inst} *		μs	
$CLK \uparrow \to CLK \downarrow$	tchcl	CLK		1/4 t _{inst} * – 70 ns	1/4 tinst*	μs	

* : For information on tinst, see "(4) Instruction Cycle".




(6) Bus Read Timing

(Vcc = 5.0 V±10%, 10 MHz, AVss = Vss= 0.0 V, T _A = -40°C to +85°C)							
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min.	Max.	Unit	
Valid address $\rightarrow \overline{RD} \downarrow time$	t avrl	RD, A15 to A08, AD7 to AD0		1/4 t _{inst} *– 64 ns	_	μs	
RD pulse width	t rlrh	RD		1/2 t _{inst} *– 20 ns		μs	
Valid address \rightarrow data read time	t avdv	AD7 to AD0, A15 to A08	-	1/2 t _{inst} *	200	μs	No wait
$\overline{RD} \downarrow \rightarrow data \ read \ time$	t RLDV	RD, AD7 to AD0		1/2 t _{inst} *– 80 ns	120	μs	No wait
$\overline{RD} \uparrow \rightarrow data$ hold time	t RHDX	AD7 to AD0, RD		0	_	μs	
$\overline{RD} \uparrow \rightarrow ALE \uparrow time$	t RHLH	RD, ALE		1/4 t _{inst} *– 40 ns	—	μs	
$\overline{RD} \uparrow \rightarrow address loss time$	t RHAX	RD, A15 to A08		1/4 t _{inst} *– 40 ns	—	μs	
$\overline{RD} \downarrow \rightarrow CLK \uparrow time$	t rlch	RD, CLK		1/4 t _{inst} *– 40 ns		μs	
$CLK \downarrow \rightarrow \overline{RD} \uparrow time$	t clrh			0	—	ns	
$\overline{RD} \downarrow \rightarrow BUFC \downarrow time$	t rlbl	RD, BUFC		-5	_	μs	
$\begin{array}{l} BUFC \uparrow \rightarrow valid \ address \\ time \end{array}$	tвнаv	A15 to A08, AD7 to AD0, BUFC		5	_	μs	

~ , 5 0 V/±10% 000

* : For information on t_{inst}, see "(4) Instruction Cycle".



36


(7) Bus Write Timing

	$(V_{CC} = 5.0 V \pm 10\%, F_{CH} = 10 MHZ, AV_{SS} = V_{SS} = 0.0 V, T_{A} = -40^{\circ}C to +85^{\circ}C)$						
Parameter	Symbol	Pin name	Condition	Value	Value		Remarks
Farameter	Symbol	Pin name Condition		Min.	Max.	Unit	Neillai k5
Valid address \rightarrow ALE \downarrow time	tavll	AD7 to AD0,		1/4 t _{inst} *1-64 ns*2	_	μs	
ALE \downarrow time \rightarrow address loss time	t llax	ALE A15 to A08		5	_	ns	
Valid address $\rightarrow \overline{WR} \downarrow time$	tavwl	WR, ALE		1/4 t _{inst} *1-60 ns*2	—	μs	
WR pulse width	t wlwh	WR		1/2 t _{inst} *1 – 20 ns*2	—	μs	
Write data $\rightarrow \overline{WR} \uparrow$ time	tovwн	AD7 to AD0, WR		1/2 t _{inst} *1-60 ns*2	—	μs	
$\overline{WR} \uparrow \rightarrow address loss time$	twнах	WR, A15 to A08		1/4 t _{inst} *1-40 ns*2	—	μs	
$\overline{WR} \uparrow \rightarrow data hold time$	t whdx	AD7 to AD0, WR		1/4 t _{inst} *1-40 ns*2	—	μs	
$\overline{WR} \uparrow \rightarrow ALE \uparrow time$	twнLн	WR, ALE		1/4 t _{inst} *1-40 ns*2	—	μs	
$\overline{WR}\downarrow ightarrowCLK\uparrow$ time	twlcн	WR, CLK		1/4 t _{inst} *1 – 40 ns*2	—	μs	
$CLK \downarrow \rightarrow \overline{WR} \uparrow time$	t clwh	WIN, OLIN		0	—	ns	
ALE pulse width	t lhll	ALE		1/4 t _{inst} *1–35 ns*2	—	μs	
ALE $\downarrow \rightarrow$ CLK \uparrow time	t llch	ALE,CLK		1/4 t _{inst} *1 – 30 ns*2		μs	

(Vcc = 5.0 V \pm 10%, FcH = 10 MHz, AVss = Vss= 0.0 V, TA = -40°C to +85°C)

*1: For information on tinst, see "(4) Instruction Cycle".

*2: This characteristics are also applicable to the bus read timing.




DS07-12531-4E

(8) Ready Input Timing

(Vcc = 5.0 V±10%, Fcн = 10 MHz, AVss = Vss = 0.0 V, T _A = -40°C to +85°C)							
Baramator	Symbol	Pin name Condition		Value		Unit	Remarks
Parameter	Symbol	Fill hame	ne Condition	Min.	Max.	Unit	Remarks
RDY valid \rightarrow CLK \uparrow time	tүүсн	RDY, CLK		60	_	ns	*
$CLK \uparrow \rightarrow RDY$ loss time	tснух		_	0		ns	*

* : This characteristics are also applicable to the read cycle.




(9) Serial I/O Timing

(Vcc = 5.0 V±10%, Fch = 10 MHz, AVss = Vss= 0.0 V, TA = -4						A = -40	°C (0 +65°C)
Parameter	Symbol	Pin name	Condition	Va	ue	Unit	Remarks
Falanetei	Symbol	i in name	Condition	Min.	Max.	Onic	Neillai K3
Serial clock cycle time	tscyc	SCK1, UCK1, UCK2		2 tinst*	—	μs	
$\begin{array}{l} SCK1 \downarrow \to SO1 \text{ time} \\ UCK1 \downarrow \to UO1 \text{ time} \\ UCK2 \downarrow \to UO2 \text{ time} \end{array}$	ts∟ov	SCK1, SO1 UCK1, UO1 UCK2, UO2	Internal	-200	200	ns	
Valid SI1 → SCK1 \uparrow Valid UI1 → UCK1 \uparrow Valid UI2 → UCK2 \uparrow	tıvsн	SI1, SCK1 UI1, UCK1 UI2, UCK2	shift clock mode	1/2 t _{inst} *	_	μs	
SCK1 $\uparrow \rightarrow$ valid SI1 hold time UCK1 $\uparrow \rightarrow$ valid UI1 hold time UCK2 $\uparrow \rightarrow$ valid UI2 hold time	tsнıx	SCK1, SI1 UCK1, UI1 UCK2, UI2		1/2 t _{inst} *	_	μs	
Serial clock "H" pulse width	tshsl	SCK1, UCK1, UCK2		1 tinst*	—	μs	
Serial clock "L" pulse width	t slsh	SCK1, UCK1, UCK2	-	1 tinst*	—	μs	
SCK1 $\downarrow \rightarrow$ SO1 time UCK1 $\downarrow \rightarrow$ UO1 time UCK2 $\downarrow \rightarrow$ UO2 time	tslov	SCK1, SO1 UCK1, UO1 UCK2, UO2	External shift clock	0	200	ns	
Valid SI1 → SCK1 \uparrow Valid UI1 → UCK1 \uparrow Valid UI2 → UCK2 \uparrow	tıvsн	SI1, SCK1 UI1, UCK1 UI2, UCK2	mode	1/2 t _{inst} *	_	μs	
$\begin{array}{l} SCK1 \downarrow \rightarrow valid \ SI1 \ hold \ time \\ UCK1 \downarrow \rightarrow valid \ UI1 \ hold \ time \\ UCK2 \downarrow \rightarrow valid \ UI2 \ hold \ time \end{array}$	tsнıx	SCK1, SI1 UCK1, UI1 UCK2, UI2		1/2 t _{inst} *	_	μs	

(Vcc = 5.0 V \pm 10%, FcH = 10 MHz, AVss = Vss= 0.0 V, TA = -40°C to +85°C)

*: For information on t_{inst}, see "(4) Instruction Cycle".




(10) Peripheral Input Timing

(Vcc = 5.0 V±10%, AVss = Vss =	0.0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)
--------------------------------	---

Parameter	Symbol	Pin name	Value		Unit	Remarks
Farameter	Symbol	Finname	Min.	Max.	Unit	Rellidiks
Peripheral input "H" pulse width 1	tiliH1	PWC, INT0 to INT3,EC	2 tinst*	—	μs	
Peripheral input "L" pulse width 1	tiHIL1		2 tinst*	—	μs	
Peripheral input "H" pulse width 2	tilih2	ADST	2 ⁸ tinst*	—	μs	A/D mode
Peripheral input "L" pulse width 2	tiHIL2	ADST	2 ⁸ tinst*	—	μs	A/D mode
Peripheral input "H" pulse width 3	tilih3	ADST	2 ⁸ tinst*	—	μs	Sense mode
Peripheral input "L" pulse width 3	t IHIL3		2 ⁸ tinst*	—	μs	Sense mode

*: For information on tinst, see "(4) Instruction Cycle".



5. A/D Converter Electrical Characteristics

(AVcc = Vcc = 3.5 V to 6.0 V, FcH = 10 MHz, AVss = Vss = 0.0 V, TA = -40°C to +85°C)							
Parameter	Symbol	Pin		Unit		Remarks	
Falameter	Symbol	name	Min.	Тур.	Max.	Unit	itemai kə
Resolution					10	bit	
Linearity error	-				±2.0	LSB	
Differential linearity error					±1.5	LSB	
Total error					±3.0	LSB	At AVcc = Vcc
Zero transition voltage	Vот	AN0 to	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	
Full-scale transition voltage	Vfst	ANO IO AN7	AVR – 3.5 LSB	AVR – 1.5 LSB	AVR + 0.5 LSB	V	
Interchannel disparity					4	LSB	-
A/D mode conversion time] —	_		13.2		μs	At 10 MHz oscillation
Analog port input current	Iain	AN0 to	—		10	μA	
Analog input voltage		AN7	0.0	—	AVR	V	
Reference voltage			0.0	_	AVcc	V	
Reference voltage supply current	lr		_	200		μA	AVR = 5.0 V

6. A/D Converter Glossary

Resolution


Analog changes that are identifiable with the A/D converter

• Linearity error

The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


- Differential linearity error The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)

The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise



(Continued)


(Continued)



7. Notes on Using A/D Converter

· Input impedance of the analog input pins

The output impedance of the external circuit for the analog input must satisfy the following conditions. If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = 6 μ s at 10 MHz oscillation.) Therefore, it is recommended to keep the output impedance of the external circuit below 10 k Ω .




• Error


The smaller the | AVR-AVss |, the greater the error would become relatively.

CHARACTERISTICS EXAMPLE


(1) "L" Level Output Voltage




(2) "H" Level Output Voltage




(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)



(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)






FUJITSU


(5) Power Supply Current (External Clock)

(Continued)

(Continued)



(6) Pull-up Resistance



■ MASK OPTIONS


No.	Part number	MB89635R MB89636R MB89637R	MB89P637	MB89PV630
	Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible
1	Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P43, P50 to P53, P72 to P74	Selectable by pin	Can be set per pin*	Fixed to "without pull-up resistor"
2	Power-on reset selection With power-on reset Without power-on reset	Selectable	Setting possible	Fixed to "with power-on reset"
3	Selection of the main clock oscillation stabilization time (at 10 MHz) 2 ¹⁸ /Fcн (Approx. 26.2 ms) 2 ¹⁷ /Fcн (Approx. 13.1 ms) 2 ¹⁴ /Fcн (Approx. 1.6 ms) 2 ⁴ /Fcн (Approx. 1.6 μs) Fcн : Main clock frequency	Selectable	Setting possible	Fixed to 2 ¹⁸ /Fсн (Approx. 26.2 ms)
4	Reset pin output Reset output provided No reset output	Selectable	Setting possible	Fixed to "with reset output"
5	Single/dual-clock system option	Selectable	Setting possible	MB89PV630-101 Single-clock system
	Dual clock			MB89PV630-102 Dual-clock systems

* : For P50 to P53, fixed to "Without pull-up resistor."


■ ORDERING INFORMATION

Part number	Package	Remarks
MB89635RP-SH MB89636RP-SH MB89637RP-SH MB89P637P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89635RPF MB89636RPF MB89637RPF MB89P637PF	64-pin Plastic QFP (FPT-64P-M06)	
MB89635RPMC MB89636RPMC MB89637RPMC	64-pin Plastic QFP (FPT-64P-M23)	
MB89PV630-101CF MB89PV630-102CF	64-pin Ceramic MQFP (MQP-64C-P01)	
MB89PV630-101C MB89PV630-102C	64-pin Ceramic MDIP (MDP-64C-P02)	

■ PACKAGE DIMENSIONS




Lead pitch	1.778mm(70mil)
Package width × package length	17 × 58 mm
Sealing method	Plastic mold
Mounting height	5.65 mm MAX




Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)



Lead pitch	1.00 mm
Package width × package length	14 × 20 mm
Lead shape	Gullwing
Sealing method	Plastic mold
Mounting height	3.35 mm MAX
Code (Reference)	P-QFP64-14×20-1.00




Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

52


64-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	$12.0 \times 12.0 \text{ mm}$
	Lead shape	Gullwing
	Sealing method	Plastic mold
The states	Mounting height	1.70 mm MAX
. and Allast	Code (Reference)	P-LFQFP64-12×12-0.65
(FPT-64P-M23)		



Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

64-pin ceramic MQFP	Lead pitch	1.00 mm
STATE FRE	Lead shape	Straight
	Motherboard material	Ceramic
	Mounted package material	Plastic
(MQP-64C-P01)		





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

54

(Continued)







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
49	■ MASK OPTIONS	Changed the explanation for "*" in "■ MASK OPTIONS".

The vertical lines marked in the left side of the page show the changes.







FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3329 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department