ABSOLUTE MAXIMUM RATINGS

| Analog Supply Voltage (VCC - VEE |)+12V |
|---|--|
| Digital Supply Voltage (V _{DD}) | +7V |
| Differential Input Voltage | $(V_{EE} - 0.3V)$ to $(V_{CC} + 0.3V)$ |
| Common Mode Input Voltage | $(V_{EE} - 0.3V)$ to $(V_{CC} + 0.3V)$ |
| Latch Input Voltage | |
| (MAX9202/MAX9203 only) | 0.3V to (V _{DD} + 0.3V) |
| Output Short-Circuit Duration | |
| To GND | Continuous |
| To V _{DD} | 1min |
| | |

Continuous Power Dissipation ($T_A = +70$ °C)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, GND = 0, V_{CM} = 0, LATCH_ = logic high, T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|---------------------------------------|------------------|---|---|-----------------------|------|---------------------------|---------|
| Analog Supply Voltage Range | VCC - VEE | Referenced to VEE | | 4.75 | | 10.5 | V |
| Digital Supply Voltage Range | V_{DD} | Referenced to GND | | 4.75 | | 5.25 | V |
| learnet Offerst Valle are | V | $V_{CM} = 0$, | T _A = +25°C | | 1 | 4 | >/ |
| Input Offset Voltage | Vos | V _{OUT} = 1.4V | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | | 7.5 | mV |
| Input Ding Course | | | T _A = +25°C | | 1.25 | 5 | μА |
| Input Bias Current | lΒ | I _{IN+} or I _{IN-} | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | | 7.0 | |
| locat Officet Ourrent | la a | $V_{CM} = 0$, | T _A = +25°C | | 50 | 250 | nA |
| Input Offset Current | los | $V_{OUT} = 1.4V$ | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | | 450 | |
| Common-Mode Input Voltage Range | V _{CM} | Note 2 | | V _{EE} - 0.1 | | V _{CC} - 2.25 | V |
| Common-Mode Rejection | OMBB | CMRR -5.1V < V _{CM} < +2.75V V _{OUT} = 1.4V | T _A = +25°C | | 50 | 150 | \ / \ / |
| Ratio | CMRR | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | | 250 | μV/V |
| Power-Supply Rejection Ratio | PSRR | Note 3 | T _A = +25°C | | 50 | 150 | μV/V |
| | | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | | 250 | |
| Output High Voltage | VoH | (V _{IN+} - V _{IN-}) > 250mV, I _{SOURCE} = 1mA | | 3.0 | 3.5 | | V |
| Output Low Voltage | Vol | $(V_{IN+} - V_{IN-}) < -250 \text{mV}, I_{SINK} = 8 \text{mA}$ | | | 0.25 | 0.4 | V |
| Latch Input Threshold Voltage High | V _L H | Note 4 | | | 1.4 | 2 | V |
| Latch Input Threshold Voltage Low | V _{LL} | Note 4 | | 0.8 | 1.4 | | V |
| Latch Input Current High | I _{LH} | V _{LH} = 3.0V, Note 4 | | | 0.5 | 3 | μΑ |
| Latch Input Current Low | ILL | V _{LL} = 0.3V, Note 4 | | | 0.5 | 3 | μΑ |
| Input Capacitance | CIN | | | | 4 | | рF |
| Differential Input Impedance | RIND | | | | 5 | | МΩ |
| Common-Mode Input Impedance | RINCM | | | | 5.5 | | МΩ |
| Positive Analog Supply Current | | | MAX9201 | | 4.7 | 7 | |
| | Icc | Note 5 | MAX9202 | | 2.5 | 4.0 | mA |
| | | | MAX9203 | | 1.3 | 2 | |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, GND = 0, V_{CM} = 0, LATCH_ = logic high, T_A = -40^{\circ}C to +85^{\circ}C.$ Typical values are at $T_A = +25^{\circ}C$ unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|-----------------------------------|-----------------|--|---------|-----|-----|-----|-------|
| Negative Analog Supply Current | | Note 5 | MAX9201 | | 3.4 | 5.0 | mA |
| | IEE | | MAX9202 | | 1.8 | 3.0 | |
| | | | MAX9203 | | 1.0 | 1.6 | |
| Digital Supply Current | | Note 5 | MAX9201 | | 2 | 3.0 | mA |
| | I _{DD} | | MAX9202 | | 1 | 1.5 | |
| | | | MAX9203 | | 0.5 | 0.8 | |
| Power Dissipation | | V _{CC} = V _{DD} = +5V, V _{EE} = 0V | MAX9201 | | 33 | 44 | |
| | PD | | MAX9202 | | 17 | 24 | mW |
| | | VEE - UV | MAX9203 | | 9 | 13 | |

TIMING CHARACTERISTICS

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, GND = 0, V_{CM} = 0, LATCH_ = logic high, T_A = -40°C to +85°C.$ Typical values are at T_A = +25°C, unless otherwise noted.) (Notes 1, 6)


| PARAMETER | SYMBOL | CON | NDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------------------|----------------------|------------------------------------|---|-----|-----|-----|-------|
| Input-to-Output High | t _{PD+} | $V_{OD} = 5mV$, $C_L = 15pF$, | T _A = +25°C | | 7 | 9 | ns |
| Response Time | 470+ | $I_{OUT} = 2mA$ | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | | 12 | 110 |
| Input-to-Output Low | too | $V_{OD} = 5mV$, $C_L = 15pF$, | T _A = +25°C | | 7 | 9 | ns |
| Response Time | t _{PD} - | $I_{OUT} = 2mA$ | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | | 12 | |
| Rise Time | t _R | $C_L = 15pF,$ $I_{OUT} = 2mA$ | T _A = +25°C | | 2.0 | | ns |
| Fall Time | tF | $C_L = 15pF,$ $I_{OUT} = 2mA$ | T _A = +25°C | | 1.0 | | ns |
| Difference in Response Time | ΔtpD | Note 7 | $T_A = +25$ °C | | 0.5 | 1.5 | ns |
| Between Outputs | AIPD | Note / | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | | 2.5 | 115 |
| Latch Disable to Output High Delay | t _{PD} +(D) | Note 4 | | | 10 | | ns |
| Latch Disable to Output Low Delay | t _{PD} -(D) | Note 4 | | | 10 | | ns |
| Minimum Setup Time | ts | Note 4 | | | 2 | | ns |
| Minimum Hold Time | t _N | Note 4 | | | 1 | • | ns |
| Minimum Latch Disable Pulse Width | t _{PW} (D) | Note 4 | | | 8 | | ns |


- Note 1: All devices are 100% production tested at $T_A = +25$ °C. All temperature limits are guaranteed by design.
- Note 2: Inferred by CMRR test.
- Note 3: Tested for +4.75V < V_{CC} < +5.25V, and -5.25V < V_{EE} < -4.75V with V_{DD} = +5V, although permissible analog power-supply range is 4.75V < V_{CC} < +10.5V for single supply operation with V_{EE} grounded.
- Note 4: Specification does not apply to MAX9201.
- Note 5: I_{CC} tested for 4.75V < V_{CC} < +10.5V with V_{EE} grounded. I_{EE} tested for -5.25V < V_{EE} < -4.75V with V_{CC} = +5V. I_{DD} tested for +4.75V < V_{DD} < +5.25V with all comparator outputs low, worst-case condition.
- Note 6: Guaranteed by design. Times are for 100mV step inputs (see propagation delay characteristics in Figures 2 and 3)
- Note 7: Maximum difference in propagation delay between two comparators in the MAX9201/MAX9202.





Typical Operating Characteristics

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, GND = 0, V_{CM} = 0, LATCH_ = logic high, V_{OUT} = 1.4V, T_A = +25^{\circ}C, unless otherwise noted.)$



















Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, GND = 0, V_{CM} = 0, LATCH_ = logic high, V_{OUT} = 1.4V, T_A = +25$ °C, unless otherwise noted.)





Pin Description

MAX9201

| PIN | NAME | FUNCTION |
|-----------------|-----------------|--------------------------------------|
| 1, 8, 9, 16 | IN | Negative Input (Channels A, B, C, D) |
| 2, 7, 10, 15 | IN_+ | Positive Input (Channels A, B, C, D) |
| 3 | GND | Ground |
| 4, 5, 12, 13 | OUT_ | Output (Channels A, B, C, D) |
| 6 | VEE | Negative Analog Supply and Substrate |
| 11 | V _{DD} | Positive Digital Supply |
| 14 | Vcc | Positive Analog Supply |

MAX9202

| PIN | NAME | FUNCTION |
|-------|-----------------|---|
| 1, 8 | IN | Negative Input (Channels A, B) |
| 2, 9 | IN_+ | Positive Input (Channels A, B) |
| 3 | GND | Ground |
| 4, 11 | LATCH_ | Latch Input (Channels A, B) |
| 5, 12 | OUT_ | Output (Channels A, B) |
| 6, 13 | N.C. | No Connection |
| 7 | VEE | Negative Analog Supply and Substrate |
| 10 | V _{DD} | Positive Digital Supply |
| 14 | Vcc | Positive Analog Supply |

Pin Description (continued)

MAX9203

| Р | IN | NAME | FUNCTION | | |
|----|-----|----------|---|--|--|
| so | SOT | NAME | FUNCTION | | |
| 1 | 8 | Vcc | Positive Analog Supply | | |
| 2 | 7 | IN+ | Positive Input | | |
| 3 | 6 | IN- | Negative Input | | |
| 4 | 5 | VEE | Negative Analog Supply and Substrate | | |
| 5 | 4 | LATCH | Latch Input | | |
| 6 | 3 | GND | Ground | | |
| 7 | 2 | OUT | Output | | |
| 8 | 1 | V_{DD} | Positive Digital Supply | | |

Applications Information Circuit Layout

Because of the large gain-bandwidth transfer function of the MAX9201/MAX9202/MAX9203 special precautions must be taken to realize their full high-speed capability. A printed circuit board with a good, low-inductance ground plane is mandatory. All decoupling capacitors (the small 100nF ceramic type is a good choice) should be mounted as close as possible to the power-supply pins. Separate decoupling capacitors for analog V_{CC} and for digital V_{DD} are also recommended. Close attention should be paid to the bandwidth of the

decoupling and terminating components. Short lead lengths on the inputs and outputs are essential to avoid unwanted parasitic feedback around the comparators. Solder the device directly to the printed circuit board instead of using a socket.

Input Slew-Rate Requirements

As with all high-speed comparators, the high gain-band-width product of the MAX9201/MAX9202/ MAX9203 can create oscillation problems when the input traverses the linear region. For clean output switching without oscillation or steps in the output waveform, the input must meet minimum slew-rate requirements (0.5V/s typ). Oscillation is largely a function of board layout and of coupled source impedance and stray input capacitance. Both poor layout and large source impedance will cause the part to oscillate and increase the minimum slew-rate requirement. In some applications, it may be helpful to apply some positive feedback between the output and positive input. This pushes the output through the transition region clearly, but applies a hysteresis in threshold seen at the input terminals.

TTL Output and Latch Inputs

The comparator TTL output stages are optimized for driving low-power Schottky TTL with a fan-out of four.

When the latch is connected to a logic high level, the comparator is transparent and immediately responds to changes at the input terminals. When the latch is connected to a TTL low level, the comparator output latches (in the same state) the instant that the latch command is applied, and will not respond to subsequent changes at the input. No latch is provided on the MAX9201.

Typical Power-Supply Alternatives




Figure 1a. Separate Analog Supply, Common Ground




Figure 1b. Single +5V Supply, Common Ground




Figure 1c. Split ±5V Supply, Separate Ground

N/IXI/N/

Power Supplies

The MAX9201/MAX9202/MAX9203 can be powered from separate analog and digital supplies or from a single +5V supply. The analog supply can range from +5V to +10V with VEE grounded for single-supply operation (Figures 1a and 1b) or from a split ±5V supply (Figure 1c). The VDD digital supply always requires +5V.

In high-speed, mixed-signal applications where a common ground is shared, a noisy digital environment can adversely affect the analog input signal. When set up with separate supplies, the MAX9201/MAX9202/MAX9203 isolate analog and digital signals by providing a separate analog ground (VEE) and digital ground (GND).

Definition of Terms

Vos Input Offset Voltage: Voltage applied between the two input terminals to obtain TTL logic threshold (+1.4V) at the output.

VIN Input Voltage Pulse Amplitude: Usually set to 100mV for comparator specifications.

Vop Input Voltage Overdrive: Usually set to 5mV and in opposite polarity to V_{IN} for comparator specifications.

tpd+ Input to Output High Delay: The propagation delay measured from the time the input signal crosses the input offset voltage to the TTL logic threshold (+1.4V) of an output low to high transition.

tpd- Input to Output Low Delay: The propagation delay measured from the time the input signal crosses the input offset voltage to the TTL logic threshold (+1.4V) of an output high to low transition.

tpd+ (D) Latch Disable to Output High Delay: The propagation delay measured from the latch signal crossing the TTL logic threshold (+1.4V) in a low to high transition to the point of the output crossing TTL threshold (+1.4V) in a low to high transition.

tpd- (D) Latch Disable to Output Low Delay: The propagation delay measured from the latch signal crossing the TTL threshold (+1.4V) in a low to high transition to the point of the output crossing TTL threshold (+1.4V) in a high to low transition.

ts Minimum Setup Time: The minimum time, before the negative transition of the latch signal, that an input signal change must be present in order to be acquired and held at the outputs.

th Minimum Hold Time: The minimum time, after the negative transition of the latch signal, that an input signal must remain unchanged in order to be acquired and held at the output.

tpw (D) Minimum Latch Disable Pulse Width: The minimum time that the latch signal must remain high in order to acquire and hold an input signal change.




Figure 2. MAX9201/MAX9202/MAX9203 Diagram




Figure 3. t_{PD+} Response Time to 5mV Overdrive




Figure 4. tpp. Response Time to 5mV Overdrive




Figure 5. Response-Time Setup




Figure 6. Response to 50MHz Sine Wave




Figure 7. Response to 100MHz Sine Wave

Chip Information

MAX9201 TRANSISTOR COUNT: 348 MAX9202 TRANSISTOR COUNT: 176 MAX9203 TRANSISTOR COUNT: 116

PROCESS: Bipolar

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2005 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.