μP Supervisors with Separate V_{CC} Reset and Manual Reset Outputs

Absolute Maximum Ratings

| (All voltages referenced to GND) | Operating Temperature Range | -40°C to +85°C |
|--|-----------------------------------|----------------|
| V _{CC} 0.3V to +6V | Junction Temperature | +150°C |
| Open-Drain RESET, MROUT0.3V to +6V | Storage Temperature Range | 65°C to +150°C |
| MR, Push-Pull RESET, MROUT0.3V to (V _{CC} + 0.3V) | Lead Temperature (soldering, 10s) | +300°C |
| MR, RSTIN0.3V to +6V | Soldering Temperature (reflow) | |
| Input Current, All Pins±20mA | Lead(Pb)-free | +260°C |
| Continuous Power Dissipation (T _A = +70°C) | Containing Lead | +240°C |
| 6-Pin SOT23 (derate 8.7mW/°C above +70°C)696mW | | |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

 $(V_{CC}$ = 1.0V to 5.5V, T_A = -40°C to +85°C, unless otherwise specified. Typical values are at T_A = +25°C.) (Note 1)

| PARAMETER | SYMBOL | CO | NDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------------------|-----------------------|--|----------|-------|---------------------|-------|----------|
| Operating Voltage Range | V _{CC} | | | 1.0 | | 5.5 | V |
| V Supply Current | laa | V _{CC} = 5.5V, no load | | | 7 | 20 | μA |
| V _{CC} Supply Current | ICC | V _{CC} = 3.6V, no load | | | 6 | 16 | |
| | | 46 | | 4.50 | 4.63 | 4.75 | |
| | | 44 | | 4.25 | 4.38 | 4.50 | |
| | | 31 | | 3.00 | 3.08 | 3.15 | |
| | | 29 | | 2.85 | 2.93 | 3.00 | |
| V _{CC} Reset Threshold | VTH | 26 | | 2.55 | 2.63 | 2.70 | V |
| | | 23 | | 2.25 | 2.32 | 2.38 | |
| | | 22 | | 2.12 | 2.19 | 2.25 | |
| | | 17 | | 1.62 | 1.67 | 1.71 | <u> </u> |
| B 171 1117 | | 16 | | 1.52 | 1.58 | 1.62 | 10.0 |
| Reset Threshold Tempco | | | | | 60 | | ppm/°C |
| Reset Threshold Hysteresis | | | | | 2 × V _{TH} | | mV |
| RSTIN Threshold | V _{TH-RSTIN} | $T_A = 0$ °C to +85°C | | 0.615 | 0.630 | 0.645 | V |
| | · In-RSIIN | $T_A = -40^{\circ}C \text{ to } +85^{\circ}$ | С | 0.610 | | 0.650 | |
| RSTIN Threshold Hysteresis | V _{HYST} | | | | 2.5 | | mV |
| RSTIN Input Current | I _{RSTIN} | | | -25 | | +25 | nA |
| RSTIN to Reset Output Delay | | V _{RSTIN} falling at 1r | mV/μs | | 15 | | μs |
| Reset Timeout Period | t _{RP} | | | 140 | 210 | 280 | ms |
| V _{CC} to RESET Output Delay | t _{RD} | V _{CC} falling at 1mV | /µs | | 20 | | μs |
| | | | K | 6.72 | 10.08 | 13.44 | |
| MR Minimum Setup Period | turn | MR to RESET | L | 4.48 | 6.72 | 8.16 | s |
| (Pulse Width) | чMR | IVIK (U KESET | S | 2.24 | 3.36 | 4.48 | |
| | | | Т | 1.12 | 1.68 | 2.24 | |
| MR Minimum Input Pulse | | RESET asserted, MAX6455/MAX6456 | | 2.24 | 3.36 | 4.48 | S |
| MR Glitch Rejection | | | | | 100 | | ns |
| MR to MROUT Delay | | | | | 200 | | ns |
| Manual Reset Timeout Period | t _{MRP} | | | 140 | 210 | 280 | ms |

www.maximintegrated.com Maxim Integrated | 2

μP Supervisors with Separate V_{CC} Reset and Manual Reset Outputs

Electrical Characteristics (continued)


 $(V_{CC}$ = 1.0V to 5.5V, T_A = -40°C to +85°C, unless otherwise specified. Typical values are at T_A = +25°C.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
|---|------------------|--|-----------------------|-----|----------------------|-------|--|
| MR to V _{CC} Pullup Impedance | | | 25 | 50 | 75 | kΩ | |
| | | V _{CC} ≥ 1.00V, I _{SINK} = 50μA, outputs asserted | | | 0.3 | | |
| RESET, MROUT Output Low | | V _{CC} ≥ 1.20V, I _{SINK} = 100μA, outputs asserted | | | 0.3 | V | |
| (Open Drain or Push-Pull) | V _{OL} | V _{CC} ≥ 2.55V, I _{SINK} = 1.2mA, outputs asserted | 0.3 | | V | | |
| | | $V_{CC} \ge 4.25V$, $I_{SINK} = 3.2mA$, outputs asserted | | | 0.4 | | |
| | | V _{CC} ≥ 1.80V, I _{SOURCE} = 200μA, outputs deasserted | 0.8 × V _{CC} | | | | |
| RESET, MROUT Output High (Push-Pull) | V _{OH} | $V_{CC} \ge 3.15V$, $I_{SOURCE} = 500\mu A$, outputs deasserted | 0.8 × V _{CC} | | | V | |
| | | $V_{CC} \ge 4.75V$, $I_{SOURCE} = 800 \mu A$, outputs deasserted | 0.8 × V _{CC} | | | | |
| RESET, MROUT Output Open-Drain Leakage Current | I _{LKG} | Outputs deasserted | | | 1 | μΑ | |
| MR Input Low Voltage | V _{IL} | | | 0 | .3 × V _{CC} | V | |
| MR Input High Voltage | V _{IH} | | 0.7 × V _{CC} | | | V | |

Note 1: Devices production tested at $T_A = 25$ °C. Overtemperature limits are guaranteed by design.

Typical Operating Characteristics

 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



μΡ Supervisors with Separate V_{CC} Reset and Manual Reset Outputs

Pin Description

| Р | IN | | FUNCTION | |
|--------------------|--------------------|-----------------|--|--|
| MAX6453 MAX6454 | MAX6455 MAX6456 | NAME | | |
| 1 | _ | | Active-Low Push-Pull or Open-Drain Output. RESET changes from high to low when V _{CC} or RSTIN drops below its selected reset threshold. RESET remains low for the 140ms (min) reset timeout period after all monitored power-supply inputs exceed their selected reset thresholds. MR does not affect RESET output. For open-drain outputs, connect to an external pullup resistor. | |
| _ | 1 | RESET | Active-Low Push-Pull or Open-Drain Output. RESET changes from high to low when V _{CC} or RSTIN drops below its selected reset threshold. RESET remains low for the 140ms (min) reset timeout period after all monitored power-supply inputs exceed their selected reset thresholds. RESET changes from high to low after MR input is held low for the extended (typ) setup timeout period and deasserts 140ms (min) after MR deasserts. For open-drain outputs, connect to an external pullup resistor. | |
| 2 | 2 | GND | Ground | |
| 3 | 3 | MROUT | Manual Reset Push-Pull or Open-Drain Output. MROUT asserts immediately after MR is pulled low. MROUT remains low for 140ms (min) after MR is deasserted. For opendrain outputs, connect to an external pullup resistor. | |
| 4 | 4 | V _{CC} | $\ensuremath{\text{V}_{\text{CC}}}$ Voltage Input. Power supply and input for the primary microprocessor voltage reset monitor. | |
| 5 | 5 | RSTIN | Reset Input. High-impedance input to the adjustable reset comparator. Connect RSTIN to the center point of an external resistor divider to set the threshold of the externally monitored voltage. | |
| 6 | _ | | $\frac{\text{Manual Reset Input. Internal } \underline{50 \text{k}\Omega} \text{ pullup to V}_{\text{CC}}. \text{ Pull } \overline{\text{MR}} \text{ low to immediately assert } \overline{\text{MROUT. MR}} \text{ does not affect } \overline{\text{RESET}} \text{ output.}$ | |
| _ | 6 | MR | Manual Reset Input. Internal $50k\Omega$ pullup to V_{CC} . Pull \overline{MR} low to immediately assert MROUT. RESET changes from high to low after \overline{MR} input is held low for the extended (typ) setup timeout period. | |

μP Supervisors with Separate V_{CC} Reset and Manual Reset Outputs




Figure 1. MAX6453/MAX6454 Timing Diagram

Detailed Description

Reset Output

The reset output is typically connected to the reset input of a microprocessor (µP). A µP's reset input starts or restarts the µP in a known state. The MAX6453-MAX6456 µP supervisory circuits provide the reset logic to prevent code-execution errors during power-up, power-down and brownout conditions (see the Typical Operating Circuit).

RESET changes from high to low whenever the monitored voltage (RSTIN or V_{CC}) drops below the reset threshold voltages. When VRSTIN and V_{CC} exceed their respective reset threshold voltages, RESET remains low for the reset timeout period, and then goes high. RESET changes from high to low after MR input is held low for the extended (typ) setup timeout period and deasserts 140ms (min) after \overline{MR} deasserts.

RESET is guaranteed to be in the proper output logic state for V_{CC} inputs ≥ 1V. For applications requiring valid reset logic when V_{CC} is less than 1V, see the Ensuring a Valid \overline{RESET} Output Down to $V_{CC} = 0V$ section.

Manual Reset

The MAX6453/MAX6454 contain a manual reset output (MROUT) that asserts low immediately after driving MR low and remains low for the reset timeout period after MR goes high (Figure 1). The pushbutton manual reset has no effect on the RESET output. MROUT output can be used to drive an NMI (nonmaskable interrupt) on the processor to save valuable data.

The MAX6455/MAX6456's MROUT is asserted immediately upon driving MR low. Driving MR low for longer than the extended (typ) setup timeout period asserts RESET. When MR is deasserted, MROUT and RESET remain asserted low for the reset timeout period after MR goes high (Figure 2).

Adjustable Input Voltage (RSTIN)

The MAX6453-MAX6456 monitor the voltage on RSTIN using an adjustable reset threshold set with an external resistor voltage divider (Figure 3). Use the following formula to calculate the externally monitored voltage (VMON-TH):

$$V_{MON-TH} = V_{TH-RSTIN} \times (R1 + R2)/R2$$

where $V_{\mbox{MON TH}}$ is the desired reset threshold voltage and V_{TH-RSTIN} is the reset input threshold (0.63V). Resistors R1 and R2 can have very high values to minimize current consumption due to low leakage currents. Set R2 to some conveniently high value (250k Ω , for example) and calculate R1 based on the desired reset threshold voltage, using the following formula:

R1 = R2 5 (V_{MON TH/VTH - 1})
$$\Omega$$




Figure 2. MAX6455/MAX6456 Timing Diagram

μP Supervisors with Separate V_{CC} Reset and Manual Reset Outputs




Figure 3. Calculating The Monitored Threshold Voltages

Applications Information

Interrupt Before Reset

To minimize data loss and speed system recovery/test, many applications interrupt the processor or reset only portions of the system before a processor hard reset is asserted. The extended setup time of the MAX6455/MAX6456 MR input allows the same pushbutton (Figure 4) to control both the interrupt and hard reset functions. If the pushbutton is closed for less than the extended setup timeout period, the processor is only interrupted (MROUT). If the system still does not respond properly, the pushbutton can be closed for the full extended setup timeout period to hard reset the processor (RESET). If desired, connect a LED to the RESET output to turn off (or on) to signify when the pushbutton is closed long enough for a hard reset (the same LED can be used as the front panel power-on display).

Interfacing to Other Voltages for Logic Compatibility

The open-drain \overline{RESET} output can be used to interface to a μP with other logic levels. As shown in Figure 5, the open-drain output can be connected to voltages from 0 to 6V.

Generally, the pullup resistor connected to the \overline{RESET} connects to the supply voltage being monitored at the IC's V_{CC} pin. However, some systems might use the open-drain output to level-shift from the monitored supply to reset circuitry powered by some other supply (Figure 5). Keep in mind that as the supervisor's V_{CC} decreases toward 1V, so does the IC's ability to sink current at \overline{RESET} (\overline{RESET} is pulled high as V_{CC} decays toward 0). The voltage where this occurs depends on the pullup resistor value and the voltage to which it is connected.

Ensuring a <u>Valid RESET</u> Down to $V_{CC} = 0V$ (Push-Pull RESET)

When V_{CC} falls below 1V, \overline{RESET} current-sinking capabilities decline drastically. The high-impedance CMOS-logic inputs connected to \overline{RESET} can drift to undetermined voltages. This presents no problem in most applications, because most μPs and other circuitry do not operate with V_{CC} below 1V.

In applications where RESET must be valid down to 0V, add a pulldown resistor between $\overline{\text{RESET}}$ and GND for the push/pull outputs. The resistor sinks any stray leakage currents, holding $\overline{\text{RESET}}$ low (Figure 6). The value of the pulldown resistor is not critical; $100\text{k}\Omega$ is large enough not to load $\overline{\text{RESET}}$ and small enough to pull $\overline{\text{RESET}}$ to ground. The external pulldown cannot be used with the open-drain reset outputs.

Transient Immunity

In addition to issuing a reset to the μP during power-up, power-down and brownout conditions, these supervisors are relatively immune to short duration falling transients (glitches). The graph Maximum Transient Duration vs. Reset Threshold Overdrive in the *Typical Operating Characteristics* section shows this relationship.

The area below the curves of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a negative going pulse applied to V_{CC} , starting above the actual reset threshold (V_{TH}) and ending below it by the magnitude indicated (reset-threshold overdrive). As the magnitude of the transient increases (V_{CC} goes further below the reset threshold), the maximum allowable pulse width decreases. Typically, a V_{CC} transient that goes 100mV below the reset threshold and lasts 20 μ s or less does not cause a reset pulse to be issued.

www.maximintegrated.com Maxim Integrated | 7




Figure 4. Interrupt Before Reset Application Circuit




Figure 5. Interfacing to Other Voltage Levels




Figure 6. Ensuring \overline{RESET} Valid to $V_{CC} = 0$

Functional Diagram




Table 1. Reset Voltage Threshold

| V _{CC} NOMINAL VOLTAGE THRESHOLD (V) |
|---|
| 4.625 |
| 4.375 |
| 3.075 |
| 2.925 |
| 2.625 |
| 2.313 |
| 2.188 |
| 1.665 |
| 1.575 |
| |

Table 3. Standard Versions Table

| PART | TOP MARK | PART | TOP MARK |
|--------------|-------------|--------------|-------------|
| MAX6453UT16S | ABOG | MAX6455UT16S | ABOL |
| MAX6453UT23S | ABOH | MAX6455UT23S | ABOM |
| MAX6453UT26S | ABOI | MAX6455UT26S | ABON |
| MAX6453UT29S | ABOJ | MAX6455UT29S | ABOO |
| MAX6453UT46S | ABOK | MAX6455UT46S | ABER |
| MAX6454UT16S | ABOP | MAX6456UT16S | ABES |
| MAX6454UT23S | ABEQ | MAX6456UT23S | ABOT |
| MAX6454UT26S | ABOQ | MAX6456UT26S | ABOU |
| MAX6454UT29S | ABOR | MAX6456UT29S | ABOV |
| MAX6454UT46S | ABOS | MAX6456UT46S | ABOW |


Table 2. Manual Reset Setup Period

| PART NO. SUFFIX (_) | MANUAL RESET PERIOD (s) |
|---------------------------|-------------------------|
| K | 10.08 |
| L | 6.72 |
| S | 3.36 |
| Т | 1.68 |

Selector Guide

| PART | MR TO RESET DELAY | MR ASSERTION | MROUT AND RESET PUSH-PULL OUTPUT | MROUT AND RESET OPEN-DRAIN OUTPUT |
|---------|-------------------|-----------------|----------------------------------|-----------------------------------|
| MAX6453 | _ | MROUT | V | _ |
| MAX6454 | _ | MROUT | _ | ✓ |
| MAX6455 | V | MROUT and RESET | V | _ |
| MAX6456 | V | MROUT and RESET | _ | ✓ |

Typical Operating Circuit



μP Supervisors with Separate V_{CC} Reset and Manual Reset Outputs

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE | PACKAGE | DOCUMENT | LAND |
|---------|---------|----------------|----------------|
| TYPE | CODE | NO. | PATTERN NO. |
| 6 SOT23 | U6-1 | <u>21-0058</u> | <u>90-0175</u> |

μP Supervisors with Separate V_{CC} Reset and Manual Reset Outputs

Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
|--------------------|---------------|--|------------------|
| 0 | 10/02 | Initial release | _ |
| 3 | 6/10 | Revised the General Description, Features, Applications, Ordering Information, Absolute Maximum Ratings, Electrical Characteristics, Pin Description, the Reset Output, Manual Reset, and Interrupt Before Reset sections, and Tables 2 and 3 to add extended setup time specifications. | 1, 2, 5, 6, 7, 9 |
| 4 | 5/14 | No /V OPNs; removed automotive reference from Applications section | 1 |

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.