ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V, +6V
Digital Inputs and Outputs to GND0.3V, (V _{DD} + 0.3V)
REF0.3V, (V _{DD} + 0.3V)
OUTA, OUTB (Note 1)V _{DD}
Continuous Power Dissipation (T _A = +70°C)
Plastic DIP (derate 9.09mW/°C above +70°C)727mW
SO (derate 5.88mW/°C above +70°C)471mW

Operating Temperature Ranges	
MAX522C_ A	0°C to +70°C
MAX522E_ A	40°C to +85°C
Storage Temperature Range	65°C to +165°C
Lead Temperature (soldering, 10sec)	+300°C

Note 1: The outputs may be shorted to V_{DD} or GND if the package power dissipation is not exceeded. Typical short-circuit current to GND is 50mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=+2.7V\ to\ +5.5V,\ REF=V_{DD},\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$ Typical values are at $T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN TY	P MAX	UNITS
STATIC PERFORMANCE	•		<u>'</u>		
Resolution	N		8		Bits
Differential Nonlinearity	DNL	Guaranteed monotonic		±1	LSB
Integral Nonlinearity	INL	(Note 2)		±1.5	LSB
Total Unadjusted Error	TUE	(Note 2)	±	1	LSB
Zero-Code Temperature Coefficient			10	00	μV/°C
December 1 December 1 December 1	DCDD	4.5V ≤ V _{DD} ≤ 5.5V, REF = 4.096V	0.0)1	07.107
Power-Supply Rejection Ratio	PSRR	2.7V ≤ V _{DD} ≤ 3.6V, REF = 2.4V	0.0	15	%/%
REFERENCE INPUTS	1		'		
Reference Input Voltage Range			GND	V_{DD}	V
Reference Input Capacitance			2	5	pF
Reference Input Resistance	R _{REF}	(Note 3)	8		kΩ
Reference Input Resistance (shutdown mode)			2)	MΩ
DAC OUTPUTS					I
Output Voltage Range			0	REF	V
Capacitive Load at OUT_		DAC A	0.1		μF
Capacitive Load at OO1_		DAC B	0.01		μι
Output Resistance		DAC A	5	0	Ω
•		DAC B	50	00	32
DIGITAL INPUTS					
Input High Voltage	V _{IH}		(0.7)(V _{DD})		V
Input Low Voltage	V _{IL}			(0.3)(V _{DD})	V
Input Current	I _{IN}	$V_{IN} = 0V \text{ or } V_{DD}$	0.		μΑ
Input Capacitance	C _{IN}	(Notes 4, 5)		10	pF

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V \ to \ +5.5V, \ REF = V_{DD}, \ T_A = T_{MIN} \ to \ T_{MAX}, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
DYNAMIC PERFORMANCE	•							
Voltage-Output Slew Rate	SR	$C_L = 0.1 \mu F (DAC A), C$	C _L = 0.01µF (DAC B)		0.1		V/µs	
Voltage-Output Settling Time		To ±1/2LSB	$C_L = 0.1 \mu F (DAC A)$		70		He	
Voltage-Output Settling Time		10 ± 1/2L3B	$C_L = 0.01 \mu F (DAC B)$	70			μs	
Digital Feedthrough and Crosstalk		All 0s to all 1s			10		nV-s	
POWER SUPPLIES	•	1						
Supply Voltage Range	V _{DD}			2.7		5.5	V	
Supply Current	IDD	All inputs = 0V	V _{DD} = 5.5V		1.3	2.8	mA	
Supply Current	טטי	All lilputs = UV	V _{DD} = 3.6V		0.9	2.5	I IIIA	
Shutdown Supply Current		V _{DD} = 5.5V		μΑ				

TIMING CHARACTERISTICS (Note 4)

(V_{DD} = +2.7V to +5.5V, T_A = T_{MIN} to T_{MAX} , unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SERIAL INTERFACE TIMING						
CS Fall to SCLK Rise Setup Time	tcss		150			ns
SCLK Rise to CS Rise Setup Time	tcsh		150			ns
DIN to SCLK Rise Setup Time	t _{DS}		50			ns
DIN to SCLK Rise Hold Time	tDH		50			ns
SCLK Pulse Width High	tch		100			ns
SCLK Pulse Width Low	t _{CL}		100			ns
CS Pulse Width High	tcspwh		200			ns


- **Note 2:** Reduced digital code range (code 24 through code 232) is due to swing limitations of the output amplifiers. See *Typical Operating Characteristics*.
- **Note 3:** Reference input resistance is code dependent. The lowest input resistance occurs at code 55hex. Refer to the *Reference Input* section in the *Detailed Description*.
- Note 4: Guaranteed by design. Not production tested.
- Note 5: Input capacitance is code dependent. The highest capacitance occurs at code 00hex.

NIXIN

Typical Operating Characteristics


MIXIM

 $(T_A = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



LINE-TRANSIENT RESPONSE (OUTA)




REF = 2.56V, NO LOAD, CODE = ALL 1s

A: V_{DD,} 100mV/div

B: OUTA, 500µV/div

CLOCK FEEDTHROUGH (OUTA)



CS = HIGH

A: SCLK, 333kHz, 0V TO 2.9V, 2V/div


B: OUTA, 2mV/div

MIXIM

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted}).$


POSITIVE SETTLING TIME (DAC A)



 $V_{DD}=3\text{V, REF}=V_{DD,} \ R_L=1\text{k} \ \Omega, \ C_L=0.1 \mu\text{F,}$ ALL BITS OFF TO ALL BITS ON

A: CS, 2V/div B: OUTA, 20mV/div


POSITIVE SETTLING TIME (DAC B)



 V_{DD} = 3V, REF = $V_{DD,}$ R_L = 10k $\Omega,~C_L$ = $0.01 \mu F,$ ALL BITS OFF TO ALL BITS ON

A: \overline{CS} , 2V/div B: OUTB, 20mV/div


TIME EXITING SHUTDOWN MODE



 $V_{DD}=3V,$ REF = $V_{DD,}$ $R_L=1k~\Omega,$ $C_L=0.1\mu F,$ DAC LOADED WITH ALL 1s

A: \overline{CS} , 2V/div B: OUTA, 1V/div

OUTPUT VOLTAGE NOISE (DC TO 1MHz)



DIGITAL CODE = 80, REF = V_{DD}, NO LOAD

Pin Description

PIN	NAME	FUNCTION
1	CS	Chip Select (active low). Enables data to be shifted into the 16-bit shift register. Programming commands are executed at the rising edge of $\overline{\text{CS}}$.
2	SCLK	Serial Clock Input. Data is clocked in on the rising edge of SCLK.
3	V _{DD}	Positive Power Supply (2.7V to 5.5V). Bypass with 0.22µF to GND.
4	GND	Ground
5	OUTA	DAC A Output Voltage (Buffered). Connect 0.1µF capacitor or greater to GND.
6	OUTB	DAC B Output Voltage (Buffered). Connect 0.01µF capacitor or greater to GND.
7	REF	Reference Input for DAC A and DAC B
8	DIN	Serial Data Input of the 16-bit shift register. Data is clocked into the register on the rising edge of SCLK.

Detailed Description

Analog Section

The MAX522 contains two 8-bit, voltage-output digital-to-analog converters (DACs). The DACs are "inverted" R-2R ladder networks using complementary switches that convert 8-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltage.

The MAX522 has one reference input which is shared by DAC A and DAC B. The device includes output buffer amplifiers for both DACs and input logic for simple microprocessor (μP) and CMOS interfaces. The power-supply range is from +5.5V down to +2.7V.

Reference Input and DAC Output Range

The voltage at REF sets the full-scale output of the DACs. The input impedance of the REF input is code dependent. The lowest value, approximately $8k\Omega$, occurs when the input code is 01010101 (55hex). The maximum value of infinity occurs when the input code is zero

In shutdown mode, the selected DAC output is set to zero while the value stored in the DAC register remains unchanged. This removes the load from the reference input to save power. Bringing the MAX522 out of shutdown mode restores the DAC output voltage. Because the input resistance at REF is code dependent, the DAC's reference sources should have an output impedance of no more than 5Ω . The input capacitance at the REF pin is also code dependent and typically does not exceed 25pF.

The reference voltage on REF can range anywhere from GND to V_{DD} . See the *Output Buffer Amplifier* section for more information.

Output Buffer Amplifiers

DAC A and DAC B voltage outputs are internally buffered. The buffer amplifiers have a rail-to-rail (GND to V_{DD}) output voltage range.

The DAC outputs are internally divided by two and the buffer is set to a gain of two, eliminating the need for a buffer input voltage range to the positive supply rail.

DAC A's output amplifier can source and sink up to 5mA of current (0.5mA for DAC B's buffer). See the Total Unadjusted Error vs. Digital Code graph in the Typical Operating Characteristics. The amplifier is unity-gain stable with a capacitive load of $0.1\mu F$ (0.01µF for DAC B's buffer) or greater. The slew rate is limited by the load capacitor and is typically 0.1V/µs with a 0.1µF load (0.01µF for DAC B's buffer).

Shutdown Mode

When programmed to shutdown mode, the outputs of DAC A and DAC B go into a high-impedance state. Virtually no current flows into or out of the buffer amplifiers in that state. In shutdown mode, the REF inputs are high impedance (2M Ω typical) to conserve current drain from the system reference; therefore, the system reference does not have to be powered down.

Coming out of shutdown, the DAC outputs return to the values kept in the registers. The recovery time is equivalent to the DAC settling time.

MAX522

Dual, 8-Bit, Voltage-Output Serial DAC in 8-Pin SO Package




Figure 1. DAC Simplified Circuit Diagram

Table 1. Input Shift Register

	B0*	DAC Data Bit 0 (LSB)					
	B1	DAC Data Bit 1					
2	B2	DAC Data Bit 2					
DATA BITS	B3	DAC Data Bit 3					
ΔTA	B4	DAC Data Bit 4					
	B5	DAC Data Bit 5					
	B6	DAC Data Bit 6					
	B7	DAC Data Bit 7 (MSB)					
	LA	Load Reg DAC A, Active High					
(0	LB	Load Reg DAC B, Active High					
BITS	UB4	Uncommitted Bit 4					
7	SA	Shut Down DAC A, Active High					
TR	SB	Shut Down DAC B, Active High					
CONTROL BITS	UB3	Uncommitted Bit 3					
	UB2	Uncommitted Bit 2					
	UB1**	Uncommitted Bit 1					

^{*} Clocked in last.

Serial Interface

An active-low chip select (\overline{CS}) enables the shift register to receive data from the serial data input. Data is clocked into the shift register on every rising edge of the serial clock signal (SCLK). The clock frequency can be as high as 5MHz.

Data is sent MSB first and can be transmitted in one 16-bit word. The write cycle can be segmented when $\overline{\text{CS}}$ is kept active (low) to allow, for example, two 8-bit-wide transfers. After clocking all 16 bits into the input shift register, the rising edge of $\overline{\text{CS}}$ updates the DAC outputs and the shutdown status. Because of their single buffered structure, DACs cannot be simultaneously updated to different digital values.

Serial-Input Data Format and Control Codes

Table 2 lists the serial-input data format. The 16-bit input word consists of an 8-bit control byte and an 8-bit data byte. The 8-bit control byte is not decoded internally. Every control bit performs one function. Data is clocked in starting with UB1 (Uncommitted Bit), followed by the remaining control bits and the data byte. The LSB of the data byte (B0) is the last bit clocked into the shift register (Figure 2).

Table 3 is an example of a 16-bit input word. It performs the following functions:

- 80hex (128 decimal) loaded into DAC registers A and B.
- DAC A and DAC B are active.

NIXLN

^{**}Clocked in first.




Figure 2. MAX522 3-Wire Serial-Interface Timing Diagram

Table 2. Serial-Interface Programming Commands

	CONTROL										DA	TA			FUNCTION	
UB1	UB2	UB3	SB	SA	UB4	LB	LA	B7 MSB	В6	В5	В4	В3	В2	В1	B0 LSB	
Х	Х	1	*	*	0	0	0	Х	Χ	Х	Х	Χ	Х	Χ	Х	No Operation to DAC Registers
Х	Х	1	*	*	0	0	0									Unassigned Command
Х	Х	1	*	*	0	1	0			8-	Bit D	AC Da	ıta			Load Register to DAC B
Х	Х	1	*	*	0	0	1			8-	Bit D	AC Da	ıta			Load Register to DAC A
Х	Х	1	*	*	0	1	1			8-	Bit D	AC Da	ıta			Load Both DAC Registers
Х	Х	1	0	0	0	*	*	Х	Х	Х	Х	Х	Х	Χ	Х	All DACs Active
Х	Х	1	0	0	0	*	*	Х	Χ	Х	Х	Х	Х	Χ	Х	Unassigned Command
Х	Х	1	1	0	0	*	*	Х	X X X X X X X X S						Shut Down DAC B	
Х	Х	1	0	1	0	*	*	Х	X X X X X X X X Shut Down DAC A							Shut Down DAC A
Х	Χ	1	1	1	0	*	*	Χ	x x x x x x x x							Shut Down All DACs

X = Don't care.

Table 3. Example of a 16-Bit Input Word

Loaded in First															oaded
UB1	UB2	UB3	SB	SA	UB4	LB	LA	В7	В6	В5	В4	В3	B2	B1	В0
Х	Х	1	0	0	0	1	1	1	0	0	0	0	0	0	0

MAXIM ______ 9

^{* =} Not shown, for the sake of clarity. The functions of loading and shutting down the DACs and programming the logic can be combined in a single command.




Figure 3. MAX522 Detailed Serial-Interface Timing Diagram

Digital Inputs

The digital inputs are compatible with CMOS logic. Supply current increases slightly when toggling the logic inputs through the transition zone between $(0.3)(V_{DD})$ and $(0.7)(V_{DD})$.

Microprocessor Interfacing

The MAX522 serial interface is compatible with Microwire, SPI, and QSPI. For SPI, clear the CPOL and CPHA bits (CPOL = 0 and CPHA = 0). CPOL = 0 sets the inactive clock state to zero and CPHA = 0 changes data at the falling edge of SCLK. This setting allows SPI to run at full clock speeds (0.5MHz). If a serial port is not available on your µP, three bits of a parallel port can be used to emulate a serial port by bit manipulation. Minimize digital feedthrough at the voltage outputs by operating the serial clock only when necessary.

Table 4. Code Table

	- 1	DAC	СО	NTE	NTS	ANALOG		
В7	В6	B5	В4	ВЗ	B2	В1	В0	OUTPUT
1	1	1	1	1	1	1	1	+REF $\times \left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	+REF $\times \left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$+REF \times \left(\frac{128}{256}\right) = +\frac{REF}{2}$
0	1	1	1	1	1	1	1	+REF $\times \left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	+REF $\times \left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	OV

Note

1LSB = REF
$$\times$$
 2⁻⁸ = REF \times $\left(\frac{1}{256}\right)$
ANALOG OUTPUT = REF \times $\left(\frac{D}{256}\right)$ where D = Decimal Value of Digital Input

Applications Information

The MAX522 is specified for single-supply operation with V_{DD} ranging from 2.7V to 5.5V, covering all commonly used supply voltages in 3V and 5V systems.


Initialization


There is no internal power-on reset. Therefore, at power-up, perform an initial write operation to set the outputs to the desired voltage.

Power-Supply and Ground Management

GND should be connected to the highest quality ground available. Bypass V_{DD} with a $0.1\mu F$ to $0.22\mu F$ capacitor to GND. The reference input can be used without bypassing. For optimum line/load-transient response and noise performance, bypass the reference input with $0.1\mu F$ to $4.7\mu F$ to GND. Careful PC board layout minimizes crosstalk among DAC outputs, the reference, and digital inputs. Separate analog lines with ground traces between them. Make sure that high-frequency digital lines are not routed in parallel to analog lines.

_Package Information





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

2 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

© 1995 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.