RS-485 Transceivers with Low-Voltage Logic Interface

ABSOLUTE MAXIMUM RATINGS

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3V \text{ to } +5.5V, V_L = +1.8V \text{ to } V_{CC}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are $V_{CC} = +5V, V_L = +1.8V \text{ at } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY	_					
V _{CC} Supply-Voltage Range	V _{CC}		3		5.5	V
V _L Supply-Voltage Range	VL		1.62		V _C C	V
ICC Supply Current	Icc	$DE = \overline{RE} = \text{high, no load}$ $DE = \overline{RE} = \text{low, no load}$ $DE = \text{high, } \overline{RE} = \text{low, no load}$			2	mA
ICC Supply Current in Shutdown Mode	ISHDN	DE = low, RE = high, no load			10	μΑ
V _L Supply Current	ΙL	RO = no load			1	μΑ
DRIVER						
		$R_L = 100\Omega$, $V_{CC} = +3V$	2		V _C C	
Differential Driver Output	Von	$R_L = 54\Omega$, $V_{CC} = +3V$	1.5		Vcc	V
(Figure 1)	V _{OD}	$R_L = 100\Omega$, $V_{CC} = +4.5V$	2.25		Vcc	V
		$R_L = 54\Omega$, $V_{CC} = +4.5V$	2.25		Vcc	
Change in Magnitude of Differential Output Voltage	ΔV _{OD}	$R_L = 100\Omega$ or 54Ω , Figure 1 (Note 4)			0.2	V
Driver Common-Mode Output Voltage	Voc	$R_L = 100\Omega$ or 54Ω , Figure 1		V _{CC} /2	3	V
Change in Magnitude of Common-Mode Voltage	ΔV _{OC}	$R_L = 100\Omega$ or 54Ω , Figure 1 (Note 4)			0.2	V

RS-485 Transceivers with Low-Voltage Logic Interface

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3V \text{ to } +5.5V, V_L = +1.8V \text{ to } V_{CC}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are $V_{CC} = +5V, V_L = +1.8V \text{ at } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDIT	TONS	MIN	TYP	MAX	UNITS
Output Leakage Current (Y and Z)	lolk	DE = GND, V _{CC} = V _{GND} or +5.5V	$V_{IN} = +12V$ $V_{IN} = -7V$	-100		125	μΑ
Driver Short-Circuit Output		$0 \le V_{OUT} \le +12V$	V V = -7 V	-100		+250	
Current (Note 5)	IOSD	-7V ≤ V _{OUT} ≤ V _{CC}		-250		1200	mA
Driver Short-Circuit Output		$(V_{CC} - 1V) \le V_{OUT} \le +1$	2V	15			
Foldback Current (Note 5)	IOSDF	$-7V \le V_{OUT} \le +1V$		10		-15	mA
Thermal Shutdown Threshold	T _{TS}	77 = 7007 = 777			+150		°C
Thermal Shutdown Hysteresis	T _{TSH}				15		°C
RECEIVER	1			<u> </u>			I
Input Current (A and B)	I _{A, B}	DE = GND, V _{CC} = V _{GND} or +5.5V	$V_{CM} = +12V$ $V_{CM} = -7V$	-100		125	μΑ
Receiver Differential Threshold Voltage	V _{TH}	-7V ≤ V _{CM} ≤ +12V	- G.M	-200		-50	mV
Receiver Input Hysteresis	ΔVTH	$V_{CM} = 0$			15		mV
Receiver Input Resistance	RIN	$-7V \le V_{CM} \le +12V$		96			kΩ
LOGIC INTERFACE							
Input High Logic Level (DI, DE, RE)	VIH			2/3 x VL			V
Input Low Logic Level (DI, DE, RE)	V _{IL}					1/3 x V _L	V
Input Current (DI, DE, RE)	I _{IN}	V _{DI} = V _{DE} = V _{RE} = V _L =	+5.5V			±1	μΑ
Input Impedance on First Transition	R _{DE} , RE			1		10	kΩ
Output High Logic Level (RO)	Voh	$I_O = -1$ mA, $V_A - V_B = V_T$	`H	V _L - 0.4			V
Output Low Logic Level (RO)	V _{OL}	$I_O = 1$ mA, $V_A - V_B = -V_1$	ГН			0.4	V
Receiver Three-State Output Current (RO)	lozr	$0 \le V_{RO} \le V_{L}$		-1	0.01	+1	μΑ
Receiver Output Short-Circuit Current (RO)	IOSR	0 ≤ V _{RO} ≤ V _L		-110		+110	mA
ESD PROTECTION	•			•			
		IEC 61000-4-2 Air Gap	Discharge		±15		
A, B, Y, Z to GND		IEC 61000-4-2 Contact Discharge			±10		kV
		Human Body Model			±30		
All Other Pins (Except A, B, Y, and Z)		Human Body Model			±2		kV

RS-485 Transceivers with Low-Voltage Logic Interface

SWITCHING CHARACTERISTICS (MAX13431E/MAX13433E (16Mbps))

 $(V_{CC} = +3V \text{ to } +5.5V, V_L = +1.8V \text{ to } V_{CC}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are $V_{CC} = +5V, V_L = +1.8V \text{ at } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DRIVER						
Driver Propagation Delay (Figures 2 and 3)	t _{DPLH}	$C_L = 50$ pF, $R_{DIFF} = 54\Omega$			50 50	ns
Driver Differential Output Rise or Fall Time	t _R , t _F	C_L = 50pF, R_L = 54 Ω , Figures 2 and 3			15	ns
Differential Driver Output Skew Itdplh - tdphll	tDSKEW	C_L = 50pF, R_L = 54 Ω , Figures 2 and 3			8	ns
Maximum Data Rate			16			Mbps
Driver Enable to Output High	tdzh	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 4			150	ns
Driver Enable to Output Low	t _{DZL}	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 5			150	ns
Driver Disable Time from Low	t _{DLZ}	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 4			100	ns
Driver Disable Time from High	tDHZ	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 5			120	ns
Driver Enable from Shutdown to Output High	tDZH(SHDN)	$C_L = 50pF$, $R_L = 500\Omega$, Figure 4			5	μs
Driver Enable from Shutdown to Output Low	[†] DZL(SHDN)	$C_L = 50pF$, $R_L = 500\Omega$, Figure 5			5	μs
RECEIVER	•		•			
Receiver Propagation Delay	trplh	C _L = 15pF			80	no
(Figures 6 and 7)	trphl	CL = 13pr			80	ns
Receiver Output Skew	trskew	C _L = 15pF, Figures 6 and 7			13	ns
Maximum Data Rate			16			Mbps
Receiver Enable to Output Low	trzl	Figure 8			50	ns
Receiver Enable to Output High	trzh	Figure 8			50	ns
Receiver Disable Time from Low	t _{RLZ}	Figure 8			50	ns
Receiver Disable Time from High	tRHZ	Figure 8			50	ns
Receiver Enable from Shutdown to Output High	trzh(shdn)	Figure 8			5	μs
Receiver Enable from Shutdown to Output Low	[†] RZL(SHDN)	Figure 8			5	μs
DRIVER/RECEIVER						
Time to Shutdown	tshdn		50	340	700	ns

RS-485 Transceivers with Low-Voltage Logic Interface

SWITCHING CHARACTERISTICS (MAX13430E/MAX13432E (500kbps))

 $(V_{CC} = +3V \text{ to } +5.5V, V_L = +1.8V \text{ to } V_{CC}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are $V_{CC} = +5V, V_L = +1.8V \text{ at } T_A = +25^{\circ}\text{C.}$) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DRIVER						
Driver Propagation Delay (Figures 2 and 3)	t _{DPLH}	$C_L = 50$ pF, $R_L = 54\Omega$	180 180		800 800	ns
Driver Differential Output Rise or Fall Time	t _R , t _F	C_L = 50pF, R_L = 54 Ω , Figures 2 and 3	200		800	ns
Differential Driver Output Skew ItDPLH - tDPHLI	tdskew	C_L = 50pF, R_L = 54 Ω , Figures 2 and 3			100	ns
Maximum Data Rate			500			kbps
Driver Enable to Output High	tDZH	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 4			2.5	μs
Driver Enable to Output Low	t _{DZL}	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 5			2.5	μs
Driver Disable Time from Low	tDLZ	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 4			100	ns
Driver Disable Time from High	tDHZ	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 5			120	ns
Driver Enable from Shutdown to Output High	tDZH(SHDN)	$C_L = 50$ pF, $R_L = 500\Omega$, Figure 4			5	μs
Driver Enable from Shutdown to Output Low	^t DZL(SHDN)	$C_L = 50pF$, $R_L = 500\Omega$, Figure 5			5	μs
RECEIVER						
Receiver Propagation Delay (Figures 6 and 7)	trplh trphl	C _L = 15pF			200 200	ns
Receiver Output Skew	trskew	C _L = 15pF, Figures 6 and 7			30	ns
Maximum Data Rate			500			kbps
Receiver Enable to Output Low	t _{RZL}	Figure 8			50	ns
Receiver Enable to Output High	trzh	Figure 8			50	ns
Receiver Disable Time from Low	t _{RLZ}	Figure 8			50	ns
Receiver Disable Time from High	trhz	Figure 8			50	ns
Receiver Enable from Shutdown to Output High	trzh(shdn)	Figure 8			5	μs
Receiver Enable from Shutdown to Output Low	[†] RZL(SHDN)	Figure 8			5	μs

RS-485 Transceivers with Low-Voltage Logic Interface

SWITCHING CHARACTERISTICS (MAX13430E/MAX13432E (500kbps)) (continued)

 $(V_{CC} = +3V \text{ to } +5.5V, V_L = +1.8V \text{ to } V_{CC}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are $V_{CC} = +5V, V_L = +1.8V \text{ at } T_A = +25^{\circ}\text{C}.)$ (Notes 2, 3)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DRIVER/RECEIVER						
Time to Shutdown	tshdn		50	340	700	ns

- **Note 2:** Parameters are 100% production tested at $T_A = +25$ °C, unless otherwise noted. Limits over temperature are guaranteed by design.
- **Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to device ground, unless otherwise noted.
- Note 4: ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC}, respectively, when the DI input changes state.
- **Note 5:** The short-circuit output current is the peak current just prior to current limiting; the short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.

Typical Operating Characteriststics

OUTPUT VOLTAGE (V)

 $(V_{CC} = +5V, V_L = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$



6 Maxim Integrated


TEMPERATURE (°C)

TEMPERATURE (°C)

RS-485 Transceivers with Low-Voltage Logic Interface

Typical Operating Characteristics (continued)

 $(V_{CC} = +5V, V_L = +5V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



RS-485 Transceivers with Low-Voltage Logic Interface

Test Circuits and Waveforms




Figure 1. Driver DC Test Load




Figure 2. Driver Timing Test Circuit




Figure 3. Driver Propagation Delays

RS-485 Transceivers with Low-Voltage Logic Interface

Test Circuits and Waveforms (continued)




Figure 4. Driver Enable and Disable Times (t_{DHZ}, t_{DZH}, and t_{DZH}(SHDN))




Figure 5. Driver Enable and Disable Times (tDZL, tDLZ, and tDZL(SHDN))

RS-485 Transceivers with Low-Voltage Logic Interface

Test Circuits and Waveforms (continued)




Figure 6. Receiver Propagation Delay Test Circuit




Figure 7. Receiver Propagation Delays





Figure 8. Receiver Enable and Disable Times

RS-485 Transceivers with Low-Voltage Logic Interface

Pin Configurations



RS-485 Transceivers with Low-Voltage Logic Interface

Pin Description

PIN MAX13430E/MAX13431E			
		NAME	FUNCTION
μMAX	TDFN		
1	1	V_{L}	V_L Input Logic-Supply Voltage. Bypass V_L with a 0.1 $\!\mu F$ ceramic capacitor located as close as possible to the input.
2	2	RO	Receiver Output. When \overline{RE} is low and if (A - B) \geq -50mV, RO is high; if (A - B) \leq -200mV, RO is low.
3	3	DE	Driver Output Enable. Drive DE high to enable driver outputs. These outputs are high impedance when DE is low. Drive RE high and DE low to enter low-power shutdown mode. DE is a hot-swap input (see the <i>Hot-Swap Capability</i> section for details.)
4	4	RE	Active-Low Receiver Output Enable. Drive $\overline{\text{RE}}$ low to enable RO; RO is high impedance when $\overline{\text{RE}}$ is high. Drive $\overline{\text{RE}}$ high and DE low to enter low-power shutdown mode. $\overline{\text{RE}}$ is a hot-swap input (see the <i>Hot-Swap Capability</i> section for details.)
5	5	DI	Driver Input. With DE high, a low on DI forces noninverting output low and inverting output high. Similarly, a high on DI forces noninverting output high and inverting output low.
6	6	GND	Ground
7	7	N.C.	No Connection. Not internally connected. N.C. can be connected to GND.
8	8	А	Noninverting Receiver Input and Noninverting Driver Output
9	9	В	Inverting Receiver Input and Inverting Driver Output
10	10	V _C C	V _{CC} Input Supply Voltage. Bypass V _{CC} with a 1μF ceramic capacitor located as close as possible to the input for full ESD protection. If full ESD protection is not required, bypass V _{CC} with a 0.1μF ceramic capacitor.
_	_	EP	Exposed Pad (TDFN Only). Connect EP to GND.

RS-485 Transceivers with Low-Voltage Logic Interface

Pin Description (continued)

PIN MAX13432E/MAX13433E			
		NAME	FUNCTION
so	TDFN		
1	1	VL	V_L Input Logic Supply Voltage. Bypass V_L with a $0.1\mu F$ ceramic capacitor located as close as possible to the input.
2	2	RO	Receiver Output. When \overline{RE} is low and if (A - B) \geq -50mV, RO is high; if (A - B) \leq -200mV, RO is low.
3	3	DE	Driver Output Enable. Drive DE high to enable driver outputs. These outputs are high impedance when DE is low. Drive \overline{RE} high and DE low to enter low-power shutdown mode. DE is a hot-swap input (see the <i>Hot-Swap Capability</i> section for details.)
4	4	RE	Active-Low Receiver Output Enable. Drive $\overline{\text{RE}}$ low to enable RO; RO is high impedance when $\overline{\text{RE}}$ is high. Drive $\overline{\text{RE}}$ high and DE low to enter low-power shutdown mode. $\overline{\text{RE}}$ is a hot-swap input (see the <i>Hot-Swap Capability</i> section for details.)
5	5	DI	Driver Input. With DE high, a low on DI forces noninverting output low and inverting output high. Similarly, a high on DI forces noninverting output high and inverting output low.
6	6	GND	Ground
7, 13	7, 13	N.C.	No Connection. Not internally connected. N.C. can be connected to GND.
8	8	GND	Ground
9	9	Υ	Noninverting Driver Output
10	10	Z	Inverting Driver Output
11	11	В	Inverting Receiver Input
12	12	А	Noninverting Receiver Input
14	14	V _C C	V _{CC} Input Supply Voltage. Bypass V _{CC} with a 1μF ceramic capacitor located as close as possible to the input for full ESD protection. If full ESD protection is not required, bypass V _{CC} with a 0.1μF ceramic capacitor.
		EP	Exposed Pad (TDFN Only). Connect EP to GND.

RS-485 Transceivers with Low-Voltage Logic Interface

Function Tables and Functional Diagrams

INPUTS

MAX13432E/MAX13433E (Full Duplex)

TRANSMITTING OUTPUTS INPUTS $\overline{\mathsf{RE}}$ DE Ζ DI Υ Χ 0 1 1 1 Χ 1 0 1 0 High-High-0 0 Χ Impedance Impedance

1	0	Χ	Shutdown					
	RECEIVING							
	INPUTS		OUTPUT					
RE	DE	A-B	RO					
0	Χ	≥ -50mV	1					
0	Χ	≤-200mV	0					
0	X	Open/ Shorted	1					
1	1	Χ	High-Impedance					
1	0	Χ	Shutdown					

MAX13430E/MAX13431E (Half Duplex)

TRANSMITTING

OUTPUTS

111	DL	וט				
Х	1	1	0	1		
Х	1	0	1	0		
1	0	Х	High- Impedance	High- Impedance		
0	0	Х	Shuto	lown*		
RECEIVING						
	INPUTS		OUTPUT			
RE	DE	A-B	R	0		
0	Х	≥ -50mV	•	1		
0	Х	≤-200mV	()		
0	X	Open/ Shorted	1			
1	1	Χ	High-Impedance			
1	0	Χ	Shutdown*			

^{*}Shutdown mode, driver and receiver outputs are in high impedance.




Figure 9. Functional Diagrams

X = Don't care.

RS-485 Transceivers with Low-Voltage Logic Interface

Detailed Description

The MAX13430E–MAX13433E are full- and half-duplex RS-485 transceivers that feature an adjustable low-voltage logic interface for application in multivoltage systems. This allows direct interfacing to low-voltage ASIC/FPGAs without extra components. The MAX13430E–MAX13433E RS-485 transceivers operate with a VCC voltage supply from +3V to +5V. The low-voltage logic interface operates with a voltage supply from +1.62V to VCC.

The MAX13430E–MAX13433E are ±30kV ESD-protected RS-485 transceivers with one driver and one receiver. All devices have a 1/8-unit load receiver input impedance, allowing up to 256 transceivers on the bus. These devices include fail-safe circuitry, guaranteeing a logic-high receiver output when receiver inputs are open or shorted. The receivers output a logic-high if all transmitters on a terminated bus are disabled (high impedance). All devices feature hot-swap capability to eliminate false transitions on the bus during power-up or hot insertion.

The MAX13430E/MAX13432E feature reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 500kbps. The MAX13431E/MAX13433E driver slew rates are not limited, enabling data transmission up to 16Mbps.

The MAX13430E-MAX13433E transceivers draw 2mA of supply current when unloaded or when fully loaded with the drivers disabled. The MAX13430E/MAX13431E are intended for half-duplex communications, and the MAX13432E/MAX13433E are intended for full-duplex communications.

Low-Voltage Logic Interface

 V_{L} is the voltage supply for the low-voltage logic interface and receiver output. V_{L} operates with voltage supply from +1.62V to $V_{CC}.$

Fail Safe

The MAX13430E family guarantees a logic-high receiver output when the receiver inputs are shorted or open, or when they are connected to a terminated transmission line with all drivers disabled. This is done by setting the receiver input threshold between -50mV and -200mV. If the differential receiver input voltage (A - B) is greater than or equal to -50mV, RO is logic-high.

If (A - B) is less than or equal to -200mV, RO is logic-low. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to 0V by the termination. With the receiver thresholds of the MAX13430E family, this results in a logic-high with a 50mV minimum noise margin. The -50mV to -200mV threshold complies with the ±200mV EIA/TIA/RS-485 standard.

Hot-Swap Capability

When circuit boards are inserted into a hot or powered backplane, differential disturbances to the data bus can lead to data errors. Upon initial circuit-board insertion, the data communication processor undergoes its own power-up sequence. During this period, the processor's logic-output drivers are high impedance and are unable to drive the DE and RE inputs of these devices to a defined logic level. Leakage currents up to ±10µA from the high-impedance state of the processor's logic drivers could cause standard CMOS enable inputs of a transceiver to drift to an incorrect logic level. Additionally, parasitic circuit-board capacitance could cause coupling of VL or GND to the enable inputs. Without the hot-swap capability, these factors could improperly enable the transceiver's driver or receiver. When VL rises, an internal pulldown circuit holds DE low and RE high. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

±30kV ESD Protection

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver outputs and receiver inputs of the MAX13430E family of devices have extra protection against static electricity. Maxim's engineers have developed state-of-theart structures to protect these pins against ESD of ±30kV without damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the MAX13430E–MAX13433E keep working without latchup or damage. ESD protection can be tested in various ways. The transmitter outputs and receiver inputs of the MAX13430E–MAX13433E are characterized for protection to the following limits:

- ±30kV using the Human Body Model
- ±10kV using the Contact Discharge method specified in IEC 61000-4-2
- ±15kV using the Air Gap Discharge method specified in IEC 61000-4-2

RS-485 Transceivers with Low-Voltage Logic Interface

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 10a shows the Human Body Model, and Figure 10b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5 \mathrm{k}\Omega$ resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does

not specifically refer to integrated circuits. The MAX13430E family of devices helps you design equipment to meet IEC 61000-4-2, without the need for additional ESD-protection components.

The major difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the Human Body Model. Figure 10c shows the IEC 61000-4-2 model, and Figure 10d shows the current waveform for IEC 61000-4-2 ESD Contact Discharge test.




Figure 10a. Human Body ESD Test Model




Figure 10b. Human Body Current Waveform




Figure 10c. IEC 61000-4-2 ESD Test Model




Figure 10d. IEC 61000-4-2 ESD Generator Current Waveform

RS-485 Transceivers with Low-Voltage Logic Interface

Applications Information

256 Transceivers on the Bus

The standard RS-485 receiver input impedance is a one-unit load ($12k\Omega$), and the standard driver can drive up to 32 unit loads. The MAX13430E family of transceivers has a 1/8-unit load receiver input impedance ($96k\Omega$), allowing up to 256 transceivers to be connected in parallel on one communication line. Any combination of these devices, as well as other RS-485 transceivers with a total of 32-unit loads or less, can be connected to the line.

Reduced EMI and Reflections

The MAX13430E/MAX13432E feature reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 500kbps.

Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a foldback current limit on the output stage, provides immediate protection against short circuits over the whole common-mode voltage range (see the *Typical Operating Characteristics*.) The second, a thermal-shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +150°C (typ).

Typical Applications

The MAX13430E/MAX13433E transceivers are designed for bidirectional data communications on multipoint bus transmission lines. Figures 11 and 12 show typical network applications circuits. To minimize reflections, terminate the line at both ends with its characteristic impedance, and keep stub lengths off the main line as short as possible. The slew-rate-limited MAX13430E/MAX13432E allow the RS-485 network to be more tolerant of imperfect termination.

RS-485 Transceivers with Low-Voltage Logic Interface

Typical Application Circuits




Figure 11. Typical Half-Duplex RS-485 Network




Figure 12. Typical Full-Duplex RS-485 Network

RS-485 Transceivers with Low-Voltage Logic Interface

Chip	Inf	orm	ation
-			

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
PACKAGE TIPE	PACKAGE CODE	DOCUMENT NO.
10 μMAX	U10-2	<u>21-0061</u>
14 TDFN-EP	T1433-2	<u>21-0137</u>
10 TDFN-EP	T1033-1	<u>21-0137</u>
14 SO	S14-1	21-0041

RS-485 Transceivers with Low-Voltage Logic Interface

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/08	Initial release	
1	5/09	Updated Ordering Information	1
2	5/10	Added an automotive temperature grade part to the Ordering Information	1



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2010 Maxim Integrated