
#### **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

V <sub>IN</sub> , SV <sub>IN</sub>	0.3V to 22V
RUN	0.3V to 22V
PGOOD, MODE, TRACK/SS, FREQ, PH	HMODE,
CLKIN	0.3V to INTV <sub>CC</sub>
Internal Operating Temperature Range	е
(Notes 2, 5)	40°C to 125°C
Storage Temperature Range	65°C to 150°C
Peak Solder Reflow Body Temperatur	e 245°C

#### PIN CONFIGURATION

(See Pin Functions, Pin Configuration Table)



#### ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE	MSL	TEMPERATURE RANGE	
		DEVICE	FINISH CODE	TYPE	RATING	(Note 2)	
LTM4625EY#PBF	SAC305 (RoHS)	LTM4625Y	e1	BGA	3	-40°C to 125°C	
LTM4625IY#PBF	SAC305 (RoHS)	LTM4625Y	e1	BGA	3	-40°C to 125°C	
LTM4625IY	SnPb (63/37)	LTM4625Y	e0	BGA	3	-40°C to 125°C	

Consult Marketing for parts specified with wider operating temperature ranges. \*Pad or ball finish code is per IPC/JEDEC J-STD-609.

- Recommended LGA and BGA PCB Assembly and Manufacturing Procedures
- · LGA and BGA Package and Tray Drawings

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified internal operating temperature range (Note 2), otherwise specifications are at  $T_A = 25^{\circ}$ C.  $V_{IN} = SV_{IN} = 12V$  per the typical application shown on the front page.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Switching Reg	julator Section: per Channel						
$V_{IN}$	Input DC Voltage	$SV_{IN} = V_{IN}$	•	4		20	V
$V_{OUT}$	Output Voltage Range		•	0.6		5.5	V
V <sub>OUT(DC)</sub>	Output Voltage, Total Variation with Line and Load	$C_{IN}$ = 22 $\mu$ F, $C_{OUT}$ = 100 $\mu$ F Ceramic, $R_{FB}$ = 40.2k, MODE = INTV <sub>CC</sub> , $I_{OUT}$ = 0A to 5A (Note 3) $-40^{\circ}$ C to 125 $^{\circ}$ C	•	1.477	1.50	1.523	V
$V_{RUN}$	RUN Pin On Threshold	V <sub>RUN</sub> Rising		1.1	1.2	1.3	V
I <sub>Q(SVIN)</sub>	Input Supply Bias Current	$V_{\text{IN}}$ = 12V, $V_{\text{OUT}}$ = 1.5V, MODE = INTV <sub>CC</sub> $V_{\text{IN}}$ = 12V, $V_{\text{OUT}}$ = 1.5V, MODE = GND Shutdown, RUN = 0, $V_{\text{IN}}$ = 12V			6 2 11		mA mA μA
I <sub>S(VIN)</sub>	Input Supply Current	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.5V, I <sub>OUT</sub> = 5A			0.75		А

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified internal operating temperature range (Note 2), otherwise specifications are at  $T_A = 25^{\circ}$ C.  $V_{IN} = SV_{IN} = 12V$  per the typical application shown on the front page.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I <sub>OUT(DC)</sub>	Output Continuous Current Range	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.5V		0		5	A
$\Delta V_{OUT}$ (Line)/ $V_{OUT}$	Line Regulation Accuracy	$V_{OUT} = 1.5V$ , $V_{IN} = 4V$ to 20V, $I_{OUT} = 0A$	•		0.04	0.15	%/V
$\Delta V_{OUT}$ (Load)/ $V_{OUT}$	Load Regulation Accuracy	$V_{OUT} = 1.5V$ , $I_{OUT} = 0A$ to $5A$	•		0.5	1.5	%
V <sub>OUT(AC)</sub>	Output Ripple Voltage	$I_{OUT}$ = 0A, $C_{OUT}$ = 100 $\mu$ F Ceramic, $V_{IN}$ = 12V, $V_{OUT}$ = 1.5V			5		mV
$\Delta V_{OUT(START)}$	Turn-On Overshoot	$I_{OUT}$ = 0A, $C_{OUT}$ = 100 $\mu$ F Ceramic, $V_{IN}$ = 12V, $V_{OUT}$ = 1.5V			30		mV
t <sub>START</sub>	Turn-On Time	$C_{OUT}$ = 100 $\mu F$ Ceramic, No Load, TRACK/SS = 0.01 $\mu F,$ $V_{IN}$ = 12V, $V_{OUT}$ = 1.5V			2.5		ms
ΔV <sub>OUTLS</sub>	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load, $C_{OUT}$ = 47 $\mu$ F Ceramic, $V_{IN}$ = 12V, $V_{OUT}$ = 1.5V			160		mV
t <sub>SETTLE</sub>	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load, C <sub>OUT</sub> = 47µF Ceramic, V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.5V			40		μѕ
I <sub>OUTPK</sub>	Output Current Limit	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 1.5V		6	7		А
$\overline{V_{FB}}$	Voltage at FB Pin	I <sub>OUT</sub> = 0A, V <sub>OUT</sub> = 1.5V, -40°C to 125°C	•	0.593	0.60	0.607	V
I <sub>FB</sub>	Current at FB Pin	(Note 4)				±30	nA
R <sub>FBHI</sub>	Resistor Between V <sub>OUT</sub> and FB Pins			60.05	60.40	60.75	kΩ
I <sub>TRACK/SS</sub>	Track Pin Soft-Start Pull-Up Current	TRACK/SS = 0V			2.0	4	μА
V <sub>IN(UVLO)</sub>	V <sub>IN</sub> Undervoltage Lockout	V <sub>IN</sub> Falling V <sub>IN</sub> Hysteresis		2.4	2.6 350	2.8	V mV
t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 4)			40		ns
t <sub>OFF(MIN)</sub>	Minimum Off-Time	(Note 4)			70		ns
V <sub>PGOOD</sub>	PGOOD Trip Level	V <sub>FB</sub> With Respect to Set Output V <sub>FB</sub> Ramping Negative V <sub>FB</sub> Ramping Positive		–15 7	-10 10	-7 15	% %
I <sub>PGOOD</sub>	PGOOD Leakage					2	μA
$V_{PGL}$	PGOOD Voltage Low	I <sub>PGOOD</sub> = 1mA			0.02	0.1	V
V <sub>INTVCC</sub>	Internal V <sub>CC</sub> Voltage	SV <sub>IN</sub> = 4V to 20V		3.1	3.2	3.3	V
f <sub>OSC</sub>	Oscillator Frequency				1		MHz

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4625 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTM4625E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the -40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4625I is guaranteed to meet specifications over the full -40°C to 125°C internal operating temperature range. Note that the


maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 3: See output current derating curves for different  $V_{\text{IN}},\,V_{\text{OUT}}$  and  $T_{\text{A}}.$ 

Note 4: 100% tested at wafer level.


**Note 5:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

#### TYPICAL PERFORMANCE CHARACTERISTICS




#### TYPICAL PERFORMANCE CHARACTERISTICS

#### Start-Up with No Load Current




 $V_{IN}$  = 12V  $V_{OUT}$  = 1.5V INPUT CAPACITOR = 22 $\mu$ F SANYO ELECTROLYTIC CAPACITOR + 22 $\mu$ F CERAMIC CAPACITOR OUTPUT CAPACITOR = 47 $\mu$ F CERAMIC CAPACITOR SOFT-START CAPACITOR = 0.1 $\mu$ F

#### Start-Up with 5A Load Current




VIN = 12V
VOUT = 1.5V
INPUT CAPACITOR = 22µF SANYO ELECTROLYTIC
CAPACITOR + 22µF CERAMIC CAPACITOR
OUTPUT CAPACITOR = 47µF CERAMIC CAPACITOR
SOFT-START CAPACITOR = 0.1µF

# Short-Circuit with No Load Applied




 $V_{IN}$  = 12V  $V_{OUT}$  = 1.5V INPUT CAPACITOR = 22 $\mu$ F SANYO ELECTROLYTIC CAPACITOR + 22 $\mu$ F CERAMIC CAPACITOR OUTPUT CAPACITOR = 47 $\mu$ F CERAMIC CAPACITOR

# Short-Circuit with 5A Load Applied




 $V_{IN}$  = 12V  $V_{OUT}$  = 1.5V INPUT CAPACITOR = 22µF SANYO ELECTROLYTIC CAPACITOR + 22µF CERAMIC CAPACITOR OUTPUT CAPACITOR = 47µF CERAMIC CAPACITOR

# Recovery from Short-Circuit with No Load Applied




 $V_{IN}$  = 12V  $V_{OUT}$  = 1.5V  $_{IDUT}$  = 2.2  $\mu F$  Sanyo electrolytic capacitor = 22  $\mu F$  Sanyo electrolytic capacitor + 22  $\mu F$  Ceramic capacitor output capacitor = 47  $\mu F$  Ceramic capacitor

#### Steady-State Output Voltage Ripple



 $V_{IN}$  = 12V  $V_{OUT}$  = 1.5V INPUT CAPACITOR = 22µF SANYO ELECTROLYTIC CAPACITOR + 22µF CERAMIC CAPACITOR OUTPUT CAPACITOR = 47µF CERAMIC CAPACITOR 20MHz BW

#### **Start Into Pre-Biased Output**



 $V_{\text{IN}}=12V$   $V_{\text{OUT}}=1.5V$  WITH 0.75V PREBIASED VOLTAGE INPUT CAPACITOR = 22µF SANYO ELECTROLYTIC CAPACITOR + 22µF CERAMIC CAPACITOR OUTPUT CAPACITOR = 47µF CERAMIC CAPACITOR

#### PIN FUNCTIONS



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

**COMP (A1):** Current Control Threshold and Error Amplifier Compensation Point. The current comparator's trip threshold is linearly proportional to this voltage, whose normal range is from 0.3V to 1.8V. Tie the COMP pins together for parallel operation. The device is internally compensated. Strictly an output pin. Do not drive this pin.

**TRACK/SS (A2):** Output Tracking and Soft-Start Input. Allows the user to control the rise time of the output voltage. Putting a voltage below 0.6V on this pin bypasses the internal reference input to the error amplifier, and servos the FB pin to match the TRACK/SS voltage. Above 0.6V, the tracking function stops and the internal reference resumes control of the error amplifier. There's an internal  $2\mu A$  pull-up current from INTV<sub>CC</sub> on this pin, so putting a capacitor here provides a soft-start function.

**RUN (A3):** Run Control Input of the Switching Mode Regulator. Enables chip operation by tying RUN above 1.2V. Pulling it below 1.1V shuts down the part. Do not leave floating.

**FREQ (A4):** Frequency is set internally to 1MHz. An external resistor can be placed from this pin to SGND to increase frequency, or from this pin to INTV<sub>CC</sub> to reduce frequency. See the Applications Information section for frequency adjustment.

**FB (B1):** The Negative Input of the Error Amplifier. Internally, this pin is connected to  $V_{OUT}$  with a 60.4k precision resistor. Different output voltages can be programmed with an additional resistor between the FB and SGND pins. Tying the FB pins together allows for parallel operation. See the Applications Information for details.

**PHMODE (B2):** Control Input to Phase Selector of the Switching Mode Regulator Channel. This pin determines the phase relationship between internal oscillator and CLKOUT signal. Tie it to INTV<sub>CC</sub> for 2-phase operation, tie it to SGND for 3-phase operation, and tie it to INTV<sub>CC</sub>/2 for 4-phase operation.

GND (B3, C3, D3-D4, E3): Power Ground Pins for Both

Input and Output Returns.

**SGND (B4):** Signal Ground Connection. Tie to GND with minimum distance. Connect FREQ resistor, COMP component, MODE, TRACK/SS component, FB resistor to this pin as needed.

**V<sub>OUT</sub> (C1, D1-D2, E1-E2):** Power Output Pins. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins.

**PGOOD (C2):** Output Power Good with Open-Drain Logic. PGOOD is pulled to ground when the voltage on the FB pin is not within ±10% of the internal 0.6V reference.

**MODE (C4):** Operation Mode Select. Tie this pin to  $INTV_{CC}$  to force continuous synchronous operation at all output loads. Tying it to SGND enables discontinuous mode operation at light loads. Do not leave floating.

 $SV_{IN}$  (C5): Signal  $V_{IN}$ . Filtered input voltage to the on-chip 3.3V regulator. Tie this pin to the  $V_{IN}$  pin in most applications or connect  $SV_{IN}$  to an external voltage supply of at least 4V which must also be greater than  $V_{OUT}$ .

 $V_{IN}$  (D5, E5): Power Input Pins. Apply input voltage between these pins and GND pins. Recommend placing input decoupling capacitance directly between  $V_{IN}$  pins and GND pins.

**INTV**<sub>CC</sub> **(E4):** Internal Regulator Output. The internal power drivers and control circuits are powered from this voltage. This pin is internally decoupled to GND with a  $1\mu\text{F}$  low ESR ceramic capacitor. Do not drive this pin.

**CLKIN (A5):** External Synchronization Input to Phase Detector of the Switching Mode Regulator. This pin is internally terminated to SGND with 20k. The phase-locked loop will force the top power NMOS's turn-on signal to be synchronized with the rising edge of the CLKIN signal.

**CLKOUT (B5):** Output Clock Signal for PolyPhase Operation of the Switching Mode Regulator. The phase of CLKOUT with respect to CLKIN is determined by the state of the PHMODE pin. CLKOUT's peak-to-peak amplitude is INTV $_{\rm CC}$  to GND. Do not drive this pin.

## **BLOCK DIAGRAM**




Figure 1. Simplified LTM4625 Block Diagram

# **DECOUPLING REQUIREMENTS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C <sub>IN</sub>	External Input Capacitor Requirement (V <sub>IN</sub> = 4V to 20V, V <sub>OUT</sub> = 1.5V)	I <sub>OUT</sub> = 5A	4.7	10		μF
C <sub>OUT</sub>	External Output Capacitor Requirement (V <sub>IN</sub> = 4V to 20V, V <sub>OUT</sub> = 1.5V)	I <sub>OUT</sub> = 5A	22*	47*		μF

<sup>\*</sup>Additional capacitance may be required under extreme temperature and/or capacitor bias voltage conditions due to variation of actual capacitance over bias voltage and temperature.

#### **OPERATION**

The LTM4625 is a standalone nonisolated switch mode DC/DC power supply. It can deliver up to 5A DC output current with few external input and output capacitors. This module provides precisely regulated output voltage adjustable between 0.6V to 5.5V via one external resistor over a 4V to 20V input voltage range. With an external bias supply above 4V connected to  $SV_{IN}$ , this module operates with an input voltage down to 2.375V. The typical application schematic is shown in Figure 20.

The LTM4625 contains an integrated constant on-time valley current mode regulator, power MOSFETs, inductor, and other supporting discrete components. The default switching frequency is 1MHz. For switching noise-sensitive applications, the switching frequency can be adjusted by external resistors and the  $\mu$ Module regulator can be externally synchronized to a clock within  $\pm 30\%$  of the set frequency. See the Applications Information section.

With current mode control and internal feedback loop compensation, the LTM4625 module has sufficient stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limiting. Foldback current limiting is provided in an overcurrent condition indicated by a drop in  $V_{FB}$  reducing inductor valley current to approximately 40% of the original value. Internal output overvoltage and undervoltage comparators pull the open-drain PGOOD output low if the output feedback voltage exits a  $\pm 10\%$  window around the

regulation point. Continuous operation is forced during OV and UV condition except during start-up when the TRACK pin is ramping up to 0.6V.

Furthermore, in order to protect the internal power MOSFET devices against transient voltage spikes, the LTM4625 constantly monitors the  $V_{\text{IN}}$  pin for an overvoltage condition. When  $V_{\text{IN}}$  rises above 23.5V, the regulator suspends operation by shutting off both power MOSFETs. Once  $V_{\text{IN}}$  drops below 21.5V, the regulator immediately resumes normal operation. The regulator does not execute its soft-start function when exiting an overvoltage condition.

Multiphase operation can be easily employed with the synchronization and phase mode controls. Up to 12 phases can be cascaded to run simultaneously with respect to each other by programming the PHMODE pin to different levels. The LTM4625 has CLKIN and CLKOUT pins for PolyPhase operation of multiple devices or frequency synchronization.

Pulling the RUN pin below 1.1V forces the controller into its shutdown state, turning off both power MOSFETs and most of the internal control circuitry. At light load currents, discontinuous mode (DCM) operation can be enabled to achieve higher efficiency compared to continuous mode (CCM) by pulling the MODE pin to SGND. The TRACK/SS pin is used for power supply tracking and soft-start programming. See the Applications Information section.

The typical LTM4625 application circuit is shown in Figure 20. External component selection is primarily determined by the input voltage, the output voltage and the maximum load current. Refer to Table 7 for specific external capacitor requirements for a particular application.

#### VIN to VOIIT Step-Down Ratios

There are restrictions in the maximum  $V_{IN}$  and  $V_{OUT}$  stepdown ratios that can be achieved for a given input voltage due to the minimum off-time and minimum on-time limits of the regulator. The minimum off-time limit imposes a maximum duty cycle which can be calculated as:

$$D_{MAX} = 1 - (t_{OFF(MIN)} \bullet f_{SW})$$

where  $t_{OFF(MIN)}$  is the minimum off-time, typically 70ns for LTM4625, and  $f_{SW}$  (Hz) is the switching frequency. Conversely the minimum on-time limit imposes a minimum duty cycle of the converter which can be calculated as:

$$D_{MIN} = t_{ON(MIN)} \cdot f_{SW}$$

where  $t_{ON(MIN)}$  is the minimum on-time, typically 40ns for LTM4625. In the rare cases where the minimum duty cycle is surpassed, the output voltage will still remain in regulation, but the switching frequency will decrease from its programmed value. Note that additional thermal derating may be applied. See the Thermal Considerations and Output Current Derating section in this data sheet.

#### **Output Voltage Programming**

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 60.4k internal feedback resistor connects the  $V_{OUT}$  and FB pins together. Adding a resistor,  $R_{FB}$ , from FB pin to SGND programs the output voltage:

$$R_{FB} = \frac{0.6V}{V_{OUT} - 0.6V} \cdot 60.4k$$

Table 1. Reg Resistor Table vs Various Output Voltages

V <sub>OUT</sub> (V)	0.6	1.0	1.2	1.5	1.8	2.5	3.3	5.0		
$R_{FB}$ (k $\Omega$ )	OPEN	90.9	60.4	40.2	30.1	19.1	13.3	8.25		

For parallel operation of N channels, use the following equation to solve for  $R_{FB}$ . Tie the  $V_{OUT}$ , the COMP and FB pins together for each paralleled output. Connect a single resistor from FB to GND as determined by:

$$R_{FB} = \frac{0.6V}{V_{OUT} - 0.6V} \bullet \frac{60.4k}{N}$$

See Figure 23 for an example of parallel operation.

#### **Input Decoupling Capacitors**

The LTM4625 module should be connected to a low AC impedance DC source. For the regulator, a  $10\mu F$  input ceramic capacitor is required for RMS ripple current decoupling. Bulk input capacitance is only needed when the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. The bulk capacitor can be an aluminum electrolytic capacitor or polymer capacitor.

Without considering the inductor ripple current, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta\%} \cdot \sqrt{D \cdot (1-D)}$$

where  $\eta$ % is the estimated efficiency of the power module.

#### **Output Decoupling Capacitors**

With an optimized high frequency, high bandwidth design, only a single low ESR output ceramic capacitor is required for the LTM4625 to achieve low output ripple voltage and very good transient response. In extreme cold or hot temperature or high output voltage case, additional ceramic capacitor or tantalum-polymer capacitor is required due to variation of actual capacitance over bias voltage and temperature. Table 7 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 1A or 2A load-step transient. Additional output filtering may be required by the system designer if further reduction of output ripple or dynamic transient spikes is required. The Analog Devices LTpowerCAD® design tool is available to download online for output ripple, stability and transient response analysis for further optimization.

#### Discontinuous Current Mode (DCM)

In applications where low output ripple and high efficiency at intermediate current are desired, discontinuous current mode (DCM) should be used by connecting the MODE pin to SGND. At light loads the internal current comparator may remain tripped for several cycles and force the top MOSFET to stay off for several cycles, thus skipping cycles. The inductor current does not reverse in this mode.

#### Forced Continuous Current Mode (CCM)

In applications where fixed frequency operation is more critical than low current efficiency, and where the lowest output ripple is desired, forced continuous operation should be used. Forced continuous operation can be enabled by tying the MODE pin to INTV<sub>CC</sub>. In this mode, inductor current is allowed to reverse during low output loads, the COMP voltage is in control of the current comparator threshold throughout, and the top MOSFET always turns on with each oscillator pulse. During start-up, forced continuous mode is disabled and inductor current is prevented from reversing until the LTM4625's output voltage is in regulation.

#### **Operating Frequency**

The operating frequency of the LTM4625 is optimized to achieve the compact package size and the minimum output ripple voltage while still keeping high efficiency. The default operating frequency is 1MHz. In most applications, no additional frequency adjustment is required.

If an operating frequency other than 1MHz is required by the application, the operating frequency can be increased by adding a resistor,  $R_{FSET}$ , between the FREQ pin and SGND, as shown in Figure 22. The operating frequency can be calculated as:

$$f(Hz) = \frac{1.6e11}{162k||R_{FSET}(\Omega)|}$$

The operating frequency can also be decreased by adding a resistor between the FREQ pin and  $INTV_{CC}$ , calculated as:

$$f(Hz) = 1 MHz - \frac{2.8e11}{R_{FSET}(\Omega)}$$

The programmable operating frequency range is from 800kHz to 4MHz.

#### Frequency Synchronization and Clock In

The power module has a phase-locked loop comprised of an internal voltage controlled oscillator and a phase detector. This allows the internal top MOSFET turn-on to be locked to the rising edge of the external clock. The external clock frequency range must be within ±30% around the resistor set operating frequency. A pulse detection circuit is used to detect a clock on the CLKIN pin to turn on the phase-locked loop. The pulse width of the clock has to be at least 100ns. The clock high level must be above 2V and clock low level below 0.3V. During the start-up of the regulator, the phase-locked loop function is disabled.

#### **Multiphase Operation**

For output loads that demand more than 5A of current, multiple LTM4625s can be paralleled to run out of phase to provide more output current without increasing input and output voltage ripples.

The CLKOUT signal can be connected to the CLKIN pin of the following LTM4625 stage to line up both the frequency and the phase of the entire system. Tying the PHMODE pin to INTV $_{CC}$ , SGND or INTV $_{CC}$ /2 generates a phase difference (between CLKIN and CLKOUT) of 180°, 120°, or 90° respectively, which corresponds to 2-phase, 3-phase or 4-phase operation. A total of 12 phases can be cascaded to run simultaneously out of phase with respect to each other by programming the PHMODE pin of each LTM4625 to different levels. Figure 2 shows a 4-phase design and a 6-phase design example for clock phasing.

Table 2. PHMODE Pin Status and Corresponding Phase Relationship (Relative to CLKIN)

PHMODE	INTV <sub>CC</sub>	SGND	INTV <sub>CC</sub> /2	
CLKOUT	180°	120°	90°	

A multiphase power supply significantly reduces the amount of ripple current in both the input and output capacitors. The RMS input ripple current is reduced by, and the effective ripple frequency is multiplied by, the number




Figure 2. 4-Phase, 6-Phase Operation




Figure 3. RMS Input Ripple Current to DC Load Current Ratio as a Function of Duty Cycle

of phases used (assuming that the input voltage is greater than the number of phases used times the output voltage). The output ripple amplitude is also reduced by the number of phases used when all of the outputs are tied together to achieve a single high output current design.

The LTM4625 device is an inherently current mode controlled device, so parallel modules will have very good current sharing. This will balance the thermals on the design. Please tie the RUN, TRACK/SS, FB and COMP pins

of each paralleling channel together. Figure 23 shows an example of parallel operation and pin connection.

#### **Input RMS Ripple Current Cancellation**

Application Note 77 provides a detailed explanation of multiphase operation. The input RMS ripple current cancellation mathematical derivations are presented, and a graph is displayed representing the RMS ripple current reduction as a function of the number of interleaved phases. Figure 3 shows this graph.

#### Soft-Start And Output Voltage Tracking

The TRACK/SS pin provides a means to either soft start the regulator or track it to a different power supply. A capacitor on the TRACK/SS pin will program the ramp rate of the output voltage. An internal  $2\mu A$  current source will charge up the external soft-start capacitor towards INTV<sub>CC</sub> voltage. When the TRACK/SS voltage is below 0.6V, it will take over the internal 0.6V reference voltage to control the output voltage. The total soft-start time can be calculated as:

$$t_{SS} = 0.6 \cdot \frac{C_{SS}}{2\mu A}$$

where  $C_{SS}$  is the capacitance on the TRACK/SS pin. Current foldback and forced continuous mode are disabled during the soft-start process.

Output voltage tracking can also be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. Figure 4 and Figure 5 show an example waveform and schematic of ratiometric tracking where the slave regulator's output slew rate is proportional to the master's.

Since the slave regulator's TRACK/SS is connected to the master's output through a  $R_{TR(TOP)}/R_{TR(BOT)}$  resistor divider and its voltage used to regulate the slave output voltage when TRACK/SS voltage is below 0.6V, the slave output voltage and the master output voltage should satisfy the following equation during start-up:

$$V_{OUT(SL)} \bullet \frac{R_{FB(SL)}}{R_{FB(SL)} + 60.4k} =$$

$$V_{OUT(MA)} \bullet \frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}}$$




Figure 4. Output Ratiometric Tracking Waveform




Figure 5. Example Schematic of Ratiometric Output Voltage Tracking

The  $R_{FB(SL)}$  is the feedback resistor and the  $R_{TR(TOP)}/R_{TR(BOT)}$  is the resistor divider on the TRACK/SS pin of the slave regulator, as shown in Figure 5.

Following the previous equation, the ratio of the master's output slew rate (MR) to the slave's output slew rate (SR) is determined by:

$$\frac{MR}{SR} = \frac{\frac{R_{FB(SL)}}{R_{FB(SL)} + 60.4k}}{\frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}}}$$

For example,  $V_{OUT(MA)}$ =1.5V, MR = 1.5V/1ms and  $V_{OUT(SL)}$  = 1.2V, SR = 1.2V/1ms. From the equation, we could solve that  $R_{TR(TOP)}$  = 60.4k and  $R_{TR(BOT)}$  = 40.2k are a good combination for the ratiometric tracking.

The TRACK/SS pin will have the  $2\mu A$  current source on when a resistive divider is used to implement tracking on the slave regulator. This will impose an offset on the TRACK/SS pin input. Smaller value resistors with the same ratios as the resistor values calculated from the above equation can be used. For example, where the 60.4k is used then a 6.04k can be used to reduce the TRACK/SS pin offset to a negligible value.

Coincident output tracking can be recognized as a special ratiometric output tracking in which the master's output slew rate (MR) is the same as the slave's output slew rate (SR), waveform as shown in Figure 6.

From the equation, we could easily find that, in coincident tracking, the slave regulator's TRACK/SS pin resistor divider is always the same as its feedback divider:

$$\frac{R_{FB(SL)}}{R_{FB(SL)} + 60.4k} = \frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}}$$

For example,  $R_{TR(TOP)} = 60.4k$  and  $R_{TR(BOT)} = 60.4k$  is a good combination for coincident tracking for a  $V_{OUT(MA)} = 1.5V$  and  $V_{OUT(SL)} = 1.2V$  application.




Figure 6. Output Coincident Tracking Waveform

#### **Power Good**

The PGOOD pin is an open-drain pin that can be used to monitor valid output voltage regulation. This pin is pulled low when the output voltage exceeds a  $\pm 10\%$  window around the regulation point. To prevent unwanted PGOOD glitches during transients or dynamic  $V_{OUT}$  changes, the LTM4625's PGOOD falling edge includes a blanking delay of approximately 52 switching cycles.

#### **Stability Compensation**

The LTM4625's internal compensation loop is designed and optimized for use with low ESR ceramic output capacitors. Table 7 is provided for most application requirements. In case a bulk output capacitor is required for output ripple or dynamic transient spike reduction, an additional 10pF to 15pF feedforward capacitor ( $C_{FF}$ ) is needed between the  $V_{OUT}$  and FB pins. The LTpowerCAD design tool is available for control loop optimization.

#### **RUN Enable**

Pulling the RUN pin to ground forces the LTM4625 into its shutdown state, turning off both power MOSFETs and most of its internal control circuitry. Bringing the RUN pin above 0.7V turns on the internal reference only, while still keeping the power MOSFETs off. Increasing the RUN pin voltage above 1.2V will turn on the entire chip.

#### **Pre-Biased Output Start-Up**

There may be situations that require the power supply to start up with some charge on the output capacitors. The LTM4625 can safely power up into a pre-biased output without discharging it.

The LTM4625 accomplishes this by forcing discontinuous mode (DCM) operation until the TRACK/SS pin voltage reaches 0.6V reference voltage. This will prevent the BG from turning on during the pre-biased output start-up which would discharge the output.

Do not pre-bias LTM4625 with an output voltage higher than INTV $_{\rm CC}$  (3.3V) or a voltage higher than the output voltage set by feedback resistor (RFB).

#### **Overtemperature Protection**

The internal overtemperature protection monitors the junction temperature of the module. If the junction temperature reaches approximately 160°C, both power switches will be turned off until the temperature drops about 15°C cooler.

#### **Low Input Application**

The LTM4625 module has a separate SV<sub>IN</sub> pin which makes it suitable for low input voltage applications down to 2.375V. The SV<sub>IN</sub> pin is the single input of the whole control circuitry while the V<sub>IN</sub> pin is the power input which directly connects to the drain of the top MOSFET. In most applications where  $V_{\text{IN}}$  is greater than 4V, connect  $SV_{\text{IN}}$ directly to V<sub>IN</sub> with a short trace. An optional filter, consisting of a resistor ( $1\Omega$  to  $10\Omega$ ) between SV<sub>IN</sub> and V<sub>IN</sub> along with a 0.1µF bypass capacitor between SV<sub>IN</sub> and ground, can be placed for additional noise immunity. This filter is not necessary in most cases if good PCB layout practices are followed (see Figure 19). In a low input voltage (2.375V to 4V) application, or to reduce power dissipation by the internal bias LDO, connect  $SV_{IN}$  to an external voltage higher than 4V with a 1µF local bypass capacitor. Figure 21 shows an example of a low input voltage application. Please note the SV<sub>IN</sub> voltage cannot go below the V<sub>OUT</sub> voltage.

#### Thermal Considerations and Output Current Derating

The thermal resistances reported in the Pin Configuration section of the data sheet are consistent with those parameters defined by JESD 51-12 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a  $\mu$ Module package mounted to a hardware test board. The motivation for providing these thermal coefficients is found in JESD 51-12 (Guidelines for Reporting and Using Electronic Package Thermal Information).

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to anticipate the µModule regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are, in and of themselves, not relevant to providing guidance of thermal performance; instead, the derating curves provided in this data sheet can be used in a manner that yields insight and guidance pertaining to one's application usage, and can be adapted to correlate thermal performance to one's own application.

The Pin Configuration section gives four thermal coefficients explicitly defined in JESD 51-12; these coefficients are quoted or paraphrased below:

- 0<sub>JA</sub>, the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a 95mm × 76mm PCB with four layers.
- 2.  $\theta_{JCbottom}$ , the thermal resistance from junction to the bottom of the product case, is determined with all of the component power dissipation flowing through the bottom of the package. In the typical µModule regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value

may be useful for comparing packages, but the test conditions don't generally match the user's application.

- 3. Θ<sub>JCtop</sub>, the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical μModule regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of Θ<sub>JCbottom</sub>, this value may be useful for comparing packages but the test conditions don't generally match the user's application.
- 4. e<sub>JB</sub>, the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the μModule package and into the board, and is really the sum of the θ<sub>JCbottom</sub> and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package.

A graphical representation of the aforementioned thermal resistances is given in Figure 7; blue resistances are contained within the  $\mu$ Module regulator, whereas green resistances are external to the  $\mu$ Module package.

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD 51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a  $\mu$ Module regulator. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the  $\mu$ Module package—as the standard defines for  $\theta_{JCtop}$  and  $\theta_{JCbottom}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within the LTM4625 be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the




Figure 7. Graphical Representation of JESD 51-12 Thermal Coefficients

LTM4625 and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JSED 51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the LTM4625 with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled environment chamber while operating the device at the same power loss as that which was simulated. An outcome of this process and due diligence yields the set of derating curves shown in this data sheet. After these laboratory tests have been performed and correlated to the LTM4625 model, then the  $\theta_{JR}$  and  $\theta_{RA}$  are summed together to provide a value that should closely equal the e, IA value because approximately 100% of power loss flows from the junction through the board into ambient with no airflow or top mounted heat sink.

The 1.0V, 1.5V, 3.3V and 5V power loss curves in Figure 8 to Figure 11 can be used in coordination with the load current derating curves in Figure 12 to Figure 18 for calculating an approximate  $\theta_{JA}$  thermal resistance for the LTM4625 with various airflow conditions. The power loss curves are taken at room temperature, and are increased with a multiplicative factor according to the ambient temperature. This approximate factor is: 1.4 for 120°C at junction temperature. Maximum load current is achievable while increasing ambient temperature as long as the junction temperature is less than 120°C, which is a 5°C guard band from maximum junction temperature of 125°C. When the ambient temperature reaches a point where the junction temperature is 120°C, then the load current is lowered to maintain the junction at 120°C while increasing ambient temperature up to 120°C. The derating curves are plotted with the output current starting at 5A and the ambient temperature at 30°C. The output voltages are 1.0V, 1.5V, 3.3V

and 5V. These are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power with increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example, in Figure 13 the load current is derated to ~3A at ~95°C with no air flow or heat sink and the power loss for the 12V to 1.0V at 3A output is about 1.15W. The 1.15W loss is calculated with the ~0.82W room temperature loss from the 12V to 1.0V power loss curve at 3A, and the 1.4 multiplying factor at 120°C junction temperature. If the 95°C ambient temperature is subtracted from the 120°C junction temperature, then the difference of 25°C divided by 1.15W equals a 22°C/W  $\theta_{JA}$  thermal resistance. Table 3 specifies a 22°C/W value which is very close. Table 4, Table 5 and Table 6 provide equivalent thermal resistances for 1.5V 3.3V and 5V outputs with and without airflow and heat sinking. The derived thermal resistances in Table 3, Table 4, Table 5 and Table 6 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick 4-layer board with two ounce copper for the two outer layers and one ounce copper for the two inner layers. The PCB dimensions are 95mm × 76mm.




Figure 8. Power Loss at 1V Output




Figure 9. Power Loss at 1.5V Output




Figure 10. Power Loss at 3.3V Output




Figure 11. Power Loss at 5V Output




Figure 12. 5V to 1V Derating Curve, No Heat Sink




Figure 13. 12V to 1V Derating Curve, No Heat Sink




Figure 14. 5V to 1.5V Derating Curve, No Heat Sink




Figure 15. 12V to 1.5V Derating Curve, No Heat Sink




Figure 16. 5V to 3.3V Derating Curve, No Heat Sink




Figure 17. 12V to 3.3V Derating Curve, No Heat Sink




Figure 18. 12V to 5V Derating Curve, No Heat Sink

Table 3. 1.0V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ <sub>JA(°C/W)</sub>
Figures 12, 13	5, 12	Figure 8	0	None	22
Figures 12, 13	5, 12	Figure 8	200	None	19
Figures 12, 13	5, 12	Figure 8	400	None	18

Table 4. 1.5V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ <sub>JA(°C/W)</sub>
Figures 14, 15	5, 12	Figure 9	0	None	22
Figures 14, 15	5, 12	Figure 9	200	None	19
Figures 14, 15	5, 12	Figure 9	400	None	18

Table 5. 3.3V Output

•						
DERATING CURVE	DERATING CURVE V <sub>IN</sub> (V)		ING CURVE V <sub>IN</sub> (V) POWER LOSS CURVE AIR FLOW (LFM)		HEAT SINK	θ <sub>JA(°C/W)</sub>
Figures 16, 17	5, 12	Figure 10	0	None	22	
Figures 16, 17	5, 12	Figure 10	200	None	19	
Figures 16, 17	5, 12	Figure 10	400	None	18	

Table 6. 5V Output

DERATING CURVE	ERATING CURVE V <sub>IN</sub> (V) POWER LOSS CURVE AIR FLOW (L		AIR FLOW (LFM)	HEAT SINK	θ <sub>JA(°C/W)</sub>
Figure 18	12	Figure 11	0	None	22
Figure 18	12	Figure 11	200	None	19
Figure 18	12	Figure 11	400	None	18

Table 7. Output Voltage Response vs Component Matrix (Refer to Figure 20)

C <sub>IN</sub>	PART NUMBER	VALUE	C <sub>OUT1</sub>	PART NUMBER	VALUE	C <sub>OUT2</sub>	PART NUMBER	VALUE
Murata	GRM21BR61E106KA73L	10μF, 25V, 0805, X5R	Murata	GRM21BR60J476ME15	47μF, 6.3V, 0805, X5R	Sanyo	4TPE100MZB	4V 100μF
Taiyo Yuden	TMK212BBJ106KG-T	10μF, 25V, 0805, X5R	Taiyo Yuden	JMK212BJ476MG-T	47μF, 6.3V, 0805, X5R			
Murata	GRM31CR61E226ME15L	22μF, 25V, 1206, X5R						
Taiyo Yuden	TMK316BBJ226ML-T	22μF, 25V, 1206, X5R						

V <sub>OUT</sub>	C <sub>IN</sub> (CERAMIC) (μF)	C <sub>IN</sub> (BULK)	C <sub>OUT1</sub> (CERAMIC) (µF)	C <sub>OUT2</sub> (BULK) (µF)	C <sub>FF</sub> (pF)	V <sub>IN</sub> (V)	DROOP (mV)	P-P DERIVATION (mV)	RECOVERY TIME (μs)	LOAD STEP (A)	LOAD STEP SLEW RATE (A/µs)	R <sub>FB</sub> (kΩ)
1	10		47			5, 12	5	72	40	1	1	90.9
1	10			100	10	5, 12	5	60	40	1	1	90.9
1	10		47			5, 12	5	127	40	2	1	90.9
1	10			100	10	5, 12	5	90	40	2	1	90.9
1.2	10		47			5, 12	5	76	40	1	1	60.4
1.2	10			100	10	5, 12	5	65	40	1	1	60.4
1.2	10		47			5, 12	5	145	40	2	1	60.4
1.2	10			100	10	5, 12	5	103	40	2	1	60.4
1.5	10		47			5, 12	5	80	40	1	1	40.2
1.5	10			100	10	5, 12	5	70	40	1	1	40.2
1.5	10		47			5, 12	5	161	40	2	1	40.2
1.5	10			100	10	5, 12	5	115	40	2	1	40.2
1.8	10		47			5, 12	5	95	40	1	1	30.1
1.8	10			100	10	5, 12	5	80	40	1	1	30.1
1.8	10		47			5, 12	5	177	40	2	1	30.1
1.8	10			100	10	5, 12	5	128	40	2	1	30.1
2.5	10		47			5, 12	5	125	40	1	1	19.1
2.5	10			100	10	5, 12	5	100	50	1	1	19.1
2.5	10		47			5, 12	5	225	40	2	1	19.1
2.5	10			100	10	5, 12	5	161	50	2	1	19.1
3.3	10		47			5, 12	5	155	40	1	1	13.3
3.3	10			100	10	5, 12	5	122	60	1	1	13.3
3.3	10		47			5, 12	5	285	40	2	1	13.3
3.3	10			100	10	5, 12	5	198	60	2	1	13.3
5	10		47			5, 12	5	220	40	1	1	8.25
5	10		47			5, 12	5	420	40	2	1	8.25

#### Safety Considerations

The LTM4625 modules do not provide galvanic isolation from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure. The device does support thermal shutdown and over current protection.

#### Layout Checklist/Example

The high integration of LTM4625 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current paths, including V<sub>IN</sub>, GND and V<sub>OUT</sub>. It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V<sub>IN</sub>, PGND and V<sub>OUT</sub> pins to minimize high frequency noise.

- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put via directly on the pad, unless they are capped or plated over.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
- · Bring out test points on the signal pins for monitoring.
- Keep separation between CLKIN, CLKOUT and FREQ pin traces to minimize possibility of noise due to crosstalk between these signals.

Figure 19 gives a good example of the recommended layout.




Figure 19. Recommended PCB Layout




Figure 20.  $4\mbox{V}_{\mbox{\scriptsize IN}}$  to  $20\mbox{V}_{\mbox{\scriptsize IN}},$  1.5V Output at 5A Design




Figure 21. 2.375  $V_{\mbox{\scriptsize IN}}$  to  $5 V_{\mbox{\scriptsize IN}},\, 1 V$  at 5A Output Design




Figure 22.  $4V_{IN}$  to  $20V_{IN}$ , Two Phases, 1.5V at 10A Design




Figure 23.  $4V_{IN}$  to  $20V_{IN}$ , 3.3V Output with 2MHz External Clock




Figure 24.  $4\mbox{V}_{\mbox{\scriptsize IN}}$  to  $20\mbox{V}_{\mbox{\scriptsize IN}},\,1.2\mbox{V}$  and  $1.5\mbox{V}$  with Coincident Tracking

## PACKAGE DESCRIPTION



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG  $\mu\text{Module}$  PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

#### LTM4625 Component BGA Pinout

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	COMP	A2	TRACK/SS	A3	RUN	A4	FREQ	A5	CLKIN
B1	FB	B2	PHMODE	В3	GND	B4	SGND	B5	CLKOUT
C1	V <sub>OUT</sub>	C2	PG00D	C3	GND	C4	MODE	C5	SV <sub>IN</sub>
D1	V <sub>OUT</sub>	D2	V <sub>OUT</sub>	D3	GND	D4	GND	D5	V <sub>IN</sub>
E1	V <sub>OUT</sub>	E2	V <sub>OUT</sub>	E3	GND	E4	INTV <sub>CC</sub>	E5	V <sub>IN</sub>

### PACKAGE DESCRIPTION

(Reference LTC DWG # 05-08-1905 Rev C) **BGA Package** 




A **A**2

Z↓

A1

[Z] 000 [Z]



NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14:5M-1994

DETAIL B PACKAGE SIDE VIEW

DETAIL B

Z | qqq | // |

⊕ ddd (M) Z ) ⊕ eee (M) Z

Øb (25 PLACES)

SUBSTRATE

MOLD

∄

· 田 -

3 BALL DESIGNATION PER JESD MS-028 AND JEP95 2. ALL DIMENSIONS ARE IN MILLIMETERS


DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL,

BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.


THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE


ဖ


PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY 5. PRIMARY DATUM -Z- IS SEATING PLANE



		DIMENSIONS	SIONS	
SYMBOL	MIN	MON	MAX	NOTES
A	4.81	5.01	5.21	
H4	0.50	09:0	0.70	BALL HT
A2	4.31	4.41	4.51	
q	09.0	0.75	0.90	BALL DIMENSI
p1	09.0	0.63	99.0	PAD DIMENSIO
٥		6.25		
Е		6.25		
в		1.27		
ч		5.08		
g		5.08		
도	0.36	0.41	0.46	SUBSTRATE TH
H2	3.95	4.00	4.05	MOLD CAP HT
aaa			0.15	
qqq			0.10	
000			0.20	
ppp			0.30	
999			0.15	
	TOTA	TOTAL NUMBER OF BALLS: 25	OF BALLS	: 25








## **REVISION HISTORY**

REV	DATE	DESCRIPTION PAGE NUMB			
Α	08/15	Added Footnote	7		
В	06/17	Changed RUN Pin Absolute Maximum Ratings from SV <sub>IN</sub> to 22V.	2		
		Added Pin 1 Mark to Pin Configuration.			
С	04/18	Corrected connection of PHMODE to INTV <sub>CC</sub> /2 for 90° phase shift.	10		
D	07/18	Changed Storage Temperature Range from "-55°C to 125°C" to "-60°C to 150°C".	2		

## **PACKAGE PHOTO**



## **DESIGN RESOURCES**

SUBJECT	DESCRIPTION							
μModule Design and Manufacturing Resources	Design:     • Selector Guides     • Demo Boards and Gerber Files     • Free Simulation Tools	Manufacturing:     • Quick Start Guide     • PCB Design, Assembly and Manufacturing Guidelines     • Package and Board Level Reliability						
μModule Regulator Products Search	1. Sort table of products by parameters	and download the result as a spread sheet.						
	2. Search using the Quick Power Search	parametric table.						
	Quick Power Search INPUT OUTPUT FEATURES	V <sub>Out</sub> V I <sub>out</sub> A						
Digital Power System Management		upply management ICs are highly integrated solutions that supply monitoring, supervision, margining and sequencing, figurations and fault logging.						

# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTM4624	Lower Current Than LTM4625, Lower V <sub>IN</sub> , Lower V <sub>OUT</sub> Accuracy, Same Package BGA Footprint and Height	4A, 4V < V <sub>IN</sub> < 16V Maximum, ±2% V <sub>OUT</sub> Accuracy, Does Not Have Clock Synchronization
LTM4623	Ultrathin LGA, Lower Current Than LTM4625, Same Package Footprint	1.82mm Height, 6.25mm × 6.25mm LGA, 3A
LTM4619	Dual 4A	4.5V < V <sub>IN</sub> < 28V Maximum, 15mm × 15mm × 2.82mm LGA
LTM4644	Quad 4A	Configurable Up to 16A, 4V < $V_{\text{IN}}$ < 16V Maximum, 9mm $\times$ 15mm $\times$ 5.01mm BGA
LTM4649	10A	4.5V < V <sub>IN</sub> < 18V Maximum, 9mm × 15mm × 4.92mm BGA
LTM8020	200mA, Higher V <sub>IN</sub> Than LTM4625, Same Package Footprint	4V < V <sub>IN</sub> < 40V Maximum, 6.25mm × 6.25mm × 2.32mm LGA