


LTC3442

ABSOLUTE MAXIMUM RATINGS

(Notes 1, 4)

V_{IN} , V_{OUT} Voltage	–0.3 to 6V
SW1, SW2 Voltage	
DC	–0.3 to 6V
Pulsed <100ns	–0.3 to 7V
SHDN/SS, BURST Voltage	–0.3 to 6V
R_{LIM}	V_{IN}
Operating Temperature (Note 2)	–40°C to 85°C
Maximum Junction Temperature (Note 4)	125°C
Storage Temperature Range	–65°C to 125°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3442EDE#PBF	LTC3442EDE#TRPBF	3442	12-Lead (4mm × 3mm) Plastic DFN	–40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandree/>

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}\text{C}$. $V_{IN} = V_{OUT} = 3.6\text{V}$, $R_T = 64.9\text{k}$, unless otherwise noted (Note 2).

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Start-Up Voltage	●		2.3	2.4	V
Output Voltage Adjust Range	●	2.4		5.25	V
Feedback Voltage	●	1.19	1.22	1.25	V
Feedback Input Current	$V_{FB} = 1.22\text{V}$		1	50	nA
Quiescent Current – Burst Mode Operation	$V_{FB} = 1.22\text{V}$, BURST = 0V (Note 3)		35	60	μA
Quiescent Current – Shutdown	SHDN = 0V, $V_{OUT} = 0\text{V}$, Not Including Switch Leakage		0.1	1	μA
Quiescent Current – Active	BURST = V_{IN} (Note 3)		600	1100	μA
NMOS Switch Leakage	Switches B and C		0.1	2	μA
PMOS Switch Leakage	Switches A and D		0.1	3	μA
NMOS Switch On Resistance	Switches B and C		0.10		Ω
PMOS Switch On Resistance	Switches A and D		0.10		Ω
Input Current Limit	●	2	3		A
Reverse Current Limit			0.5		A
Burst Mode Operation Current Limit			0.9		A
Max Duty Cycle	Boost (% Switch C On) Buck (% Switch A In)	● ●	70 100	88	% %
Min Duty Cycle	●			0	%
Frequency Accuracy	●	570	670	770	kHz
Error Amp A_{VOL}			90		dB
Error Amp Source Current	BURST > 1.25V		11		μA

3442fb

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = V_{OUT} = 3.6\text{V}$, $R_T = 64.9\text{k}$, unless otherwise noted (Note 2).

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Error Amp Sink Current	BURST > 1.25V		300		μA
Burst Threshold (Falling)			0.88		V
Burst Threshold (Rising)			1.12		V
Burst Current Ratio	Ratio of I_{OUT} to I_{BURST}		20,000		
Input Current Ratio	Ratio of I_{IN} to I_{RLIM} , $I_{IN} = 0.5\text{A}$		70,000		
R_{LIM} Threshold			0.95		V
$\overline{\text{SHDN}}$ /SS Threshold	When IC Is Enabled When EA Is at Max Boost Duty Cycle	● 0.4	0.7 2.2	1.4 2.4	V V
$\overline{\text{SHDN}}$ /SS Input Current	$V_{\overline{\text{SHDN}}} = 5.5\text{V}$		0.01	1	μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: The LTC3442E is guaranteed to meet performance specifications from 0°C to 85°C . Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: Current measurements are performed when the outputs are not switching.










Note 4: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

TYPICAL PERFORMANCE CHARACTERISTICS

($T_A = 25^\circ\text{C}$ unless otherwise specified).




TYPICAL PERFORMANCE CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified).




TYPICAL PERFORMANCE CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified).


Frequency Change vs Temperature (Normalized)




Feedback Voltage vs Temperature (Normalized)




Switch Pins Before Entering Boost Mode




Switch Pins in Buck-Boost Mode




Switch Pins Entering Buck-Boost Mode




Output Ripple at 1A Load




Load Transient Response in Fixed Frequency Mode, No Load to 1A



Load Transient Response in Auto Burst Mode Operation, No Load to 1A




Burst Mode Operation




TYPICAL PERFORMANCE CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified).

**Transition from Burst Mode
Operation to Fixed Frequency Mode**



**Pulsed Overload Using Average Input
Current Limit**



PIN FUNCTIONS

SHDN/SS (Pin 1): Combined Soft-Start and Shutdown. Applied voltage $< 0.4\text{V}$ shuts down the IC. Tie to $> 1.4\text{V}$ to enable the IC and $> 2.4\text{V}$ to ensure the error amp is not clamped from soft-start. For Burst Mode operation, this pin must be pulled up to within 0.5V of V_{IN} . An RC network from the shutdown command signal to this pin will provide a soft-start function by limiting the rise time of the V_C pin.

R_T (Pin 2): Programs the Frequency of the Internal Oscillator. Place a resistor from this pin to ground. See the Applications Information section for component value selection.

SGND (Pin 3): Signal Ground for the IC.

SW1 (Pin 4): Switch Pin Where Internal Switches A and B Are Connected. Connect inductor from SW1 to SW2. An optional Schottky diode can be connected from SW1 to ground for a moderate efficiency improvement. Minimize trace length to reduce EMI.

PGND (Pin 5, 13): Power Ground for the Internal NMOS Power Switches. The exposed pad must be soldered to PCB ground to provide both electrical contact and a good thermal contact to the PCB.

SW2 (Pin 6): Switch Pin Where Internal Switches C and D Are Connected. An optional Schottky diode can be connected from SW2 to V_{OUT} for a moderate efficiency improvement. Minimize trace length to reduce EMI.

BURST (Pin 7): Used to Set the Automatic Burst Mode Operation Threshold. Place a resistor and capacitor in parallel from this pin to ground. See the Applications Information section for component value selection. For manual control, ground the pin to force Burst Mode operation, connect to V_{OUT} to force fixed frequency mode.

V_{OUT} (Pin 8): Output of the Synchronous Rectifier. A filter capacitor is placed from V_{OUT} to GND. A ceramic bypass capacitor is recommended as close to the V_{OUT} and GND pins as possible.


V_{IN} (Pin 9): Input Supply Pin. Internal V_{CC} for the IC. A $10\mu\text{F}$ ceramic capacitor is recommended as close to V_{IN} and SGND as possible.

R_{LIM} (Pin 10): Sets the Average Input Current Limit Threshold. Place a resistor and capacitor in parallel from this pin to ground. See the Applications Information section for component value selection.

V_C (Pin 11): Error Amp Output. A frequency compensation network is connected from this pin to FB to compensate the loop. During Burst Mode operation, V_C is internally connected to a hold circuit.

FB (Pin 12): Feedback Pin. Connect resistor divider tap here. The output voltage can be adjusted from 2.4V to 5.25V . The feedback reference voltage is typically 1.22V .

BLOCK DIAGRAM



OPERATION

The LTC3442 provides high efficiency, low noise power for applications such as portable instrumentation. The LTC proprietary topology allows input voltages above, below or equal to the output voltage by properly phasing the output switches. The error amp output voltage on V_C determines the output duty cycle of the switches. Since V_C is a filtered signal, it provides rejection of frequencies from well below the switching frequency. The low $R_{DS(ON)}$, low gate charge synchronous switches provide high frequency pulse width modulation control at high efficiency. Schottky diodes across the synchronous switch D and synchronous switch B are not required, but provide a lower voltage drop during the break-before-make time (typically 15ns). Schottky diodes will improve peak efficiency by typically 1% to 2%. High efficiency is achieved at light loads when Burst Mode operation is entered and the IC's quiescent current drops to a low 35 μ A.

LOW NOISE FIXED FREQUENCY OPERATION

Oscillator

The frequency of operation is programmed by an external resistor from R_T to ground, according to the following equation:

$$f_{(kHz)} = \frac{43,300}{R_{T(k\Omega)}}$$

Error Amp

The error amplifier is a voltage mode amplifier. The loop compensation components are configured around the amplifier (from FB to V_C) to obtain stability of the converter. For improved bandwidth, an additional RC feedforward network can be placed across the upper feedback divider resistor. The voltage on $\overline{SHDN/SS}$ clamps the error amp output, V_C , to provide a soft-start function.

Internal Current Limit

There are three different current limit circuits in the LTC3442. Two have internally fixed thresholds which vary inversely with V_{IN} , the third is externally programmable, and does not vary with input voltage.

The first circuit is a high speed peak current limit amplifier that will shut off switch A if the current exceeds 5A typical. The delay to output of this amplifier is typically 50ns.

A second amplifier will begin to source current into the FB pin to drop the output voltage once the peak input current exceeds 3A typical. This method provides a closed loop means of clamping the input current. During conditions where V_{OUT} is near ground, such as during a short-circuit or during startup, this threshold is cut in half, providing a foldback feature. For this current limit feature to be most effective, the Thevenin resistance from FB to ground should be greater than 100k Ω .

Externally Programmable Current Limit

The third current limit circuit is programmed by an external resistor on R_{LIM} . This circuit works by mirroring the input current in switch A, averaging it by means of the external RC network on R_{LIM} , and comparing the resulting voltage with an internal reference. If the voltage on R_{LIM} starts to exceed 0.95V, a G_m amplifier will clamp V_C , lowering V_{OUT} to maintain control of the input current. This allows the user to program a maximum average input current, for applications such as USB, where the current draw from the bus must be limited to 500mA. The resistor and capacitor values are determined by the following equations:

$$R_{LIM(k\Omega)} = \frac{70 \cdot \left(0.86 + \frac{(2 \cdot V_{IN} - V_{OUT})}{40} \right)}{I_{IN(AMPS)}}$$

$$C_{LIM(\mu F)} \geq \frac{0.1}{R_{LIM(k\Omega)}}$$

The programmable current limit feature is disabled in Burst Mode operation.

OPERATION

Reverse Current Limit

During fixed frequency operation, the LTC3442 operates in forced continuous conduction mode. The reverse current limit amplifier monitors the inductor current from the output through switch D. Once the negative inductor current exceeds 500mA typical, the IC will shut off switch D.

Four-Switch Control

Figure 1 shows a simplified diagram of how the four internal switches are connected to the inductor, V_{IN} , V_{OUT} and GND. Figure 2 shows the regions of operation for the LTC3442 as a function of the internal control voltage, V_{CI} . Depending on the control voltage, the IC will operate in either buck, buck/boost or boost mode. The V_{CI} voltage is a level shifted voltage from the output of the error amp (V_C) (see Figure 5). The four power switches are properly phased so the transfer between operating modes is continuous, smooth and transparent to the user. When V_{IN} approaches V_{OUT} the buck/boost region is reached where




Figure 1. Simplified Diagram of Output Switches




Figure 2. Switch Control vs Internal Control Voltage, V_{CI}

the conduction time of the four switch region is typically 150ns. Referring to Figures 1 and 2, the various regions of operation will now be described.

Buck Region ($V_{IN} > V_{OUT}$)

Switch D is always on and switch C is always off during this mode. When the internal control voltage, V_{CI} , is above voltage V_1 , output A begins to switch. During the off-time of switch A, synchronous switch B turns on for the remainder of the time. Switches A and B will alternate similar to a typical synchronous buck regulator. As the control voltage increases, the duty cycle of switch A increases until the maximum duty cycle of the converter in buck mode reaches D_{MAX_BUCK} , given by:

$$D_{MAX_BUCK} = 100 - D_{4SW} \%$$

where D_{4SW} = duty cycle % of the four switch range.

$$D_{4SW} = (150\text{ns} \cdot f) \cdot 100 \%$$

where f = operating frequency, Hz.

Beyond this point the “four switch,” or buck/boost region is reached.

Buck/Boost or Four Switch ($V_{IN} \sim V_{OUT}$)

When the internal control voltage, V_{CI} , is above voltage V_2 , switch pair AD remain on for duty cycle D_{MAX_BUCK} , and the switch pair AC begins to phase in. As switch pair AC phases in, switch pair BD phases out accordingly. When the V_{CI} voltage reaches the edge of the buck/boost range, at voltage V_3 , the AC switch pair completely phase out the BD pair, and the boost phase begins at duty cycle D_{4SW} . The input voltage, V_{IN} , where the four switch region begins is given by:

$$V_{IN} = \frac{V_{OUT}}{1 - (150\text{ns} \cdot f)}$$

The point at which the four switch region ends is given by:

$$V_{IN} = V_{OUT}(1 - D) = V_{OUT}(1 - 150\text{ns} \cdot f) V$$

OPERATION

Boost Region ($V_{IN} < V_{OUT}$)

Switch A is always on and switch B is always off during this mode. When the internal control voltage, V_{CI} , is above voltage V3, switch pair CD will alternately switch to provide a boosted output voltage. This operation is typical to a synchronous boost regulator. The maximum duty cycle of the converter is limited to 88% typical and is reached when V_{CI} is above V4.

BURST MODE OPERATION

Burst Mode operation occurs when the IC delivers energy to the output until it is regulated and then goes into a sleep mode where the outputs are off and the IC is consuming only 35µA of quiescent current from V_{IN} . In this mode the output ripple has a variable frequency component that depends upon load current, and will typically be about 2% peak-to-peak. Burst Mode operation ripple can be reduced slightly by using more output capacitance (47µF or greater). Another method of reducing Burst Mode operation ripple is to place a small feedforward capacitor across the upper resistor in the V_{OUT} feedback divider network (as in Type III compensation).

During the period where the device is delivering energy to the output, the peak switch current will be equal to 900mA typical and the inductor current will terminate at zero current for each cycle. In this mode the typical maximum average output current is given by:

$$I_{OUT(MAX)BURST} \approx \frac{0.2 \cdot V_{IN}}{V_{OUT} + V_{IN}} A$$

Note that the peak efficiency during Burst Mode operation is less than the peak efficiency during fixed frequency




Figure 3. Inductor Charge Cycle During Burst Mode Operation




Figure 4. Inductor Discharge Cycle During Burst Mode Operation

because the part enters full-time 4-switch mode (when servicing the output) with discontinuous inductor current as illustrated in Figures 3 and 4. During Burst Mode operation, the control loop is nonlinear and cannot utilize the control voltage from the error amp to determine the control mode, therefore full-time 4-switch mode is required to maintain the buck/boost function. The efficiency below 1mA becomes dominated primarily by the quiescent current. The Burst Mode operation efficiency is given by:

$$\text{EFFICIENCY} \cong \frac{n \cdot I_{\text{LOAD}}}{35\mu\text{A} + I_{\text{LOAD}}}$$

where n is typically 82% during Burst Mode operation.

Automatic Burst Mode Operation Control

Burst Mode operation can be automatic or manually controlled with a single pin. In automatic mode, the IC will enter Burst Mode operation at light load and return to fixed frequency operation at heavier loads. The load current at which the mode transition occurs is programmed using a single external resistor from the BURST pin to ground, according to the following equations:

Enter Burst Mode: $I = \frac{17.6}{R_{BURST}}$

Leave Burst Mode: $I = \frac{22.4}{R_{BURST}}$

where R_{BURST} is in $k\Omega$ and I_{BURST} is the load transition current in Amps. Do not use values of R_{BURST} greater than 250k.

OPERATION

For automatic operation, a filter capacitor should also be connected from BURST to ground to prevent ripple on BURST from causing the IC to oscillate in and out of Burst Mode operation. The equation for the minimum capacitor value is:

$$C_{\text{BURST(MIN)}} \geq \frac{C_{\text{OUT}} \cdot V_{\text{OUT}}}{60,000}$$

where $C_{\text{BURST(MIN)}}$ and C_{OUT} are in μF .

In the event that a load transient causes the feedback pin to drop by more than 4% from the regulation value while in Burst Mode operation, the IC will immediately switch to fixed frequency mode and an internal pull-up will be momentarily applied to BURST, rapidly charging the BURST cap. This prevents the IC from immediately re-entering Burst Mode operation once the output achieves regulation.

Manual Burst Mode Operation

For manual control of Burst Mode operation, the RC network connected to BURST can be eliminated. To force fixed frequency mode, BURST should be connected to V_{OUT} . To force Burst Mode operation, BURST should be grounded. When commanding Burst Mode operation manually, the circuit connected to BURST should be able to sink up to 2mA.

For optimum transient response with large dynamic loads, the operating mode should be controlled manually by the host. By commanding fixed frequency operation prior to a sudden increase in load, output voltage droop can be minimized. Note that if the load current applied during forced Burst Mode operation (BURST pin is grounded) exceeds the current that can be supplied, the output voltage will start to droop and the IC will automatically come out of Burst Mode operation and enter fixed

frequency mode, raising V_{OUT} . Once regulation is achieved, the IC will then enter Burst Mode operation once again, and the cycle will repeat, resulting in about 4% output ripple. Note that Burst Mode operation is inhibited during soft-start.

Burst Mode Operation to Fixed Frequency Transient Response

In Burst Mode operation, the compensation network is not used and V_C is disconnected from the error amplifier. During long periods of Burst mode operation, leakage currents in the external components or on the PC board could cause the compensation capacitor to charge (or discharge), which could result in a large output transient when returning to fixed frequency mode of operation, even at the same load current. To prevent this, the LTC3442 incorporates an active clamp circuit that holds the voltage on V_C at an optimal voltage during Burst Mode operation. This minimizes any output transient when returning to fixed frequency mode operation. For optimum transient response, Type 3 compensation is also recommended to broad band the control loop and roll off past the two pole response of the output LC filter. (See Closing the Feedback Loop.)

Soft-Start

The soft-start function is combined with shutdown. When the $\overline{\text{SHDN/SS}}$ pin is brought above 0.7V typical, the IC is enabled but the EA duty cycle is clamped from V_C . A detailed diagram of this function is shown in Figure 5. The components R_{SS} and C_{SS} provide a slow ramping voltage on $\overline{\text{SHDN/SS}}$ to provide a soft-start function. To ensure that V_C is not being clamped, $\overline{\text{SHDN/SS}}$ must be raised above 2.4V. To enable Burst Mode operation, $\overline{\text{SHDN/SS}}$ must be raised to within 0.5V of V_{IN} .

OPERATION




Figure 5. Soft-Start Circuitry

APPLICATIONS INFORMATION

COMPONENT SELECTION




Figure 6. Recommended Component Placement. Traces Carrying High Current Should Be Short and Wide. Trace Area at FB and Vc Pins Are Kept Low. Lead Length to Battery Should Be Kept Short. VOUT and VIN Ceramic Capacitors Close to the IC Pins.

Inductor Selection

The high frequency operation of the LTC3442 allows the use of small surface mount inductors. The inductor ripple current is typically set to 20% to 40% of the maximum inductor current. For a given ripple the inductance terms are given as follows:

$$L_{\text{BOOST}} > \frac{V_{\text{IN(MIN)}} \cdot (V_{\text{OUT}} - V_{\text{IN(MIN)}})}{f \cdot \Delta I_L \cdot V_{\text{OUT}}} \text{H}$$

$$L_{\text{BUCK}} > \frac{V_{\text{OUT}} \cdot (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{f \cdot \Delta I_L \cdot V_{\text{IN(MAX)}}} \text{H}$$

where f = operating frequency, Hz

ΔI_L = maximum allowable inductor ripple current, A

$V_{\text{IN(MIN)}}$ = minimum input voltage, V

$V_{\text{IN(MAX)}}$ = maximum input voltage, V

V_{OUT} = output voltage, V

$I_{\text{OUT(MAX)}}$ = maximum output load current

APPLICATIONS INFORMATION

For high efficiency, choose a ferrite inductor with a high frequency core material to reduce core losses. The inductor should have low ESR (equivalent series resistance) to reduce the I^2R losses, and must be able to handle the peak inductor current without saturating. Molded chokes or chip inductors usually do not have enough core to support the peak inductor currents in the 1A to 2A region. To minimize radiated noise, use a shielded inductor. See Table 1 for a suggested list of inductor suppliers.

Output Capacitor Selection

The bulk value of the output filter capacitor is set to reduce the ripple due to charge into the capacitor each cycle. The steady-state ripple due to charge is given by:

% RIPPLE_BOOST=

$$\frac{I_{OUT(MAX)} \cdot (V_{OUT} - V_{IN(MIN)}) \cdot 100}{C_{OUT} \cdot V_{OUT}^2 \cdot f} \%$$

% RIPPLE_BUCK =

$$\frac{I_{OUT(MAX)} \cdot (V_{IN(MAX)} - V_{OUT}) \cdot 100}{C_{OUT} \cdot V_{IN(MAX)} \cdot V_{OUT} \cdot f} \%$$

where C_{OUT} = output filter capacitor in Farads and
f = switching frequency in Hz.

The output capacitance is usually many times larger than the minimum value in order to handle the transient response requirements of the converter. For a rule of thumb, the ratio of the operating frequency to the unity-gain bandwidth of the converter is the amount the output capacitance will have to increase from the above calculations in order to maintain the desired transient response.

The other component of ripple is due to the ESR (equivalent series resistance) of the output capacitor. Low ESR capacitors should be used to minimize output voltage ripple. For surface mount applications, Taiyo Yuden or TDK ceramic capacitors, AVX TPS series tantalum capacitors or Sanyo POSCAP are recommended. See Table 2 for contact information.

Input Capacitor Selection

Since V_{IN} is the supply voltage for the IC, as well as the input to the power stage of the converter, it is recommended to place at least a 4.7 μ F, low ESR ceramic bypass capacitor close to the V_{IN} and SGND pins. It is also important to minimize any stray resistance from the converter to the battery or other power source.

Table 1. Inductor Vendor Information

SUPPLIER	PHONE	FAX	WEB SITE
Coilcraft	(847) 639-6400	(847) 639-1469	www.coilcraft.com
CoEv Magnetics	(800) 227-7040	(650) 361-2508	www.circuitprotection.com/magnetics.asp
Murata	(814) 237-1431 (800) 831-9172	(814) 238-0490	www.murata.com
Sumida	USA: (847) 956-0666 Japan: 81(3) 3607-5111	USA: (847) 956-0702 Japan: 81(3) 3607-5144	www.sumida.com
TDK	(847) 803-6100	(847) 803-6296	www.component.tdk.com
TOKO	(847) 297-0070	(847) 699-7864	www.tokoam.com

Table 2. Capacitor Vendor Information

SUPPLIER	PHONE	FAX	WEB SITE
AVX	(803) 448-9411	(803) 448-1943	www.avxcorp.com
Murata	(814) 237-1431 (800) 831-9172	(814) 238-0490	www.murata.com
Sanyo	(619) 661-6322	(619) 661-1055	www.sanyovideo.com
Taiyo Yuden	(408) 573-4150	(408) 573-4159	www.t-yuden.com
TDK	(847) 803-6100	(847) 803-6296	www.component.tdk.com

3442fb

APPLICATIONS INFORMATION

Optional Schottky Diodes

The Schottky diodes across the synchronous switches B and D are not required ($V_{OUT} < 4.3V$), but provide a lower drop during the break-before-make time (typically 15ns) improving efficiency. Use a surface mount Schottky diode such as an MBRM120T3 or equivalent. Do not use ordinary rectifier diodes, since the slow recovery times will compromise efficiency. For applications with an output voltage above 4.3V, a Schottky diode is required from SW2 to V_{OUT} .

Output Voltage < 2.4V

The LTC3442 can operate as a buck converter with output voltages as low as 0.4V. The part is specified at 2.4V minimum to allow operation without the requirement of a Schottky diode. Synchronous switch D is powered from V_{OUT} and the $R_{DS(ON)}$ will increase at low output voltages, therefore a Schottky diode is required from SW2 to V_{OUT} to provide the conduction path to the output. Note that Burst Mode operation is inhibited at output voltages below 1.6V typical.

Output Voltage > 4.3V

A Schottky diode from SW2 to V_{OUT} is required for output voltages over 4.3V. The diode must be located as close to the pins as possible in order to reduce the peak voltage on SW2 due to the parasitic lead and trace inductance.

Input Voltage > 4.5V

For applications with input voltages above 4.5V which could exhibit an overload or short-circuit condition, a $2\Omega/1nF$ series snubber is required between SW1 and GND. A Schottky diode from SW1 to V_{IN} should also be added as close to the pins as possible. For the higher input voltages, V_{IN} bypassing becomes more critical; therefore, a ceramic bypass capacitor as close to the V_{IN} and SGND pins as possible is also required.

Operating Frequency Selection

Higher operating frequencies allow the use of a smaller inductor and smaller input and output filter capacitors, thus reducing board area and component height.

However, higher operating frequencies also increase the IC's total quiescent current due to the gate charge of the four switches, as given by:

$$\text{Buck: } I_q = (0.8 \cdot V_{IN} \cdot f) \text{ mA}$$

$$\text{Boost: } I_q = [0.4 \cdot (V_{IN} + V_{OUT}) \cdot f] \text{ mA}$$

$$\text{Buck/Boost: } I_q = [f \cdot (1.2 \cdot V_{IN} + 0.4 \cdot V_{OUT})] \text{ mA}$$

where f = switching frequency in MHz. Therefore frequency selection is a compromise between the optimal efficiency and the smallest solution size.

Closing the Feedback Loop

The LTC3442 incorporates voltage mode PWM control. The control to output gain varies with operation region (buck, boost, buck/boost), but is usually no greater than 15. The output filter exhibits a double pole response, as given by:

$$f_{\text{FILTER_POLE}} = \frac{1}{2 \cdot \pi \cdot \sqrt{L \cdot C_{OUT}}} \text{ Hz}$$

(in buck mode)

$$f_{\text{FILTER_POLE}} = \frac{V_{IN}}{2 \cdot V_{OUT} \cdot \pi \cdot \sqrt{L \cdot C_{OUT}}} \text{ Hz}$$

(in boost mode)

where L is in henries and C_{OUT} is in farads.

The output filter zero is given by:

$$f_{\text{FILTER_ZERO}} = \frac{1}{2 \cdot \pi \cdot R_{ESR} \cdot C_{OUT}} \text{ Hz}$$

where R_{ESR} is the equivalent series resistance of the output capacitor.

A troublesome feature in boost mode is the right-half plane zero (RHP), given by:

$$f_{\text{RHPZ}} = \frac{V_{IN}^2}{2 \cdot \pi \cdot I_{OUT} \cdot L \cdot V_{OUT}} \text{ Hz}$$

The loop gain is typically rolled off before the RHP zero frequency.

APPLICATIONS INFORMATION

A simple Type I compensation network can be incorporated to stabilize the loop, but at a cost of reduced bandwidth and slower transient response. To ensure proper phase margin using Type I compensation, the loop must be crossed over a decade before the LC double pole. The unity-gain frequency of the error amplifier with the Type I compensation is given by:

$$f_{UG} = \frac{1}{2 \cdot \pi \cdot R1 \cdot C_{P1}} \text{ Hz}$$

referring to Figure 7.

Most applications demand an improved transient response to allow a smaller output filter capacitor. To achieve a higher bandwidth, Type III compensation is required, providing two zeros to compensate for the double-pole response of

the output filter. Referring to Figure 8, the location of the poles and zeros are given by:

$$f_{POLE1} \cong \frac{1}{2 \cdot \pi \cdot 32e^3 \cdot R1 \cdot C_{P1}} \text{ Hz}$$

(which is extremely close to DC)

$$f_{ZER01} = \frac{1}{2 \cdot \pi \cdot R_Z \cdot C_{P1}} \text{ Hz}$$

$$f_{ZER02} = \frac{1}{2 \cdot \pi \cdot R1 \cdot C_{Z1}} \text{ Hz}$$

$$f_{POLE2} = \frac{1}{2 \cdot \pi \cdot R_Z \cdot C_{P2}} \text{ Hz}$$

where resistance is in ohms and capacitance is in Farads.




Figure 7. Error Amplifier with Type I Compensation





Figure 9. Error Amplifier with Type III Compensation


TYPICAL APPLICATIONS

1MHz Li-Ion to 3.3V at 1.2A Converter with Manual Mode Control (and Peak Current Limit Only)



TYPICAL APPLICATIONS

High Current LED Driver with Low/High Current Range for Pulsed Applications; LED Current Is 0.5A with 1.5A Pulse




* NOTE: THE $\overline{SHDN}/SS$ VOLTAGE MUST BE NO MORE THAN 0.5V BELOW V_{IN} WHEN ENABLED.


PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

DE/UE Package 12-Lead Plastic DFN (4mm × 3mm) (Reference LTC DWG # 05-08-1695 Rev D)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



NOTE:

1. DRAWING PROPOSED TO BE A VARIATION OF VERSION (WGED) IN JEDEC PACKAGE OUTLINE M0-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

REVISION HISTORY (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
B	05/13	Modified the Absolute Maximum Ratings section and added new Order Information	2
		Modified the Electrical Characteristics table and Note 2	2, 3
		Simplified Block Diagram, update 1V to 0.95V	7
		Changed Operation section, 1V to 0.7V for soft-start	12

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT[®]1613	550mA (I_{SW}), 1.4MHz, High Efficiency Step-Up DC/DC Converter	V_{IN} : 0.9V to 10V, $V_{OUT(MAX)}$ = 34V, I_Q = 3mA, I_{SD} < 1 μ A, ThinSOT [™] Package
LT1618	1.5A (I_{SW}), 1.25MHz, High Efficiency Step-Up DC/DC Converter	V_{IN} : 1.6V to 18V, $V_{OUT(MAX)}$ = 35V, I_Q = 1.8mA, I_{SD} < 1 μ A, MS10 Package
LT1930/LT1930A	1A (I_{SW}), 1.2MHz/2.2MHz, High Efficiency Step-Up DC/DC Converter	V_{IN} : 2.6V to 16V, $V_{OUT(MAX)}$ = 34V, I_Q = 4.2mA/5.5mA, I_{SD} < 1 μ A, ThinSOT Package
LT1935	2A (I_{SW}), 1.2MHz, 38V Step-Up DC/DC Converter	V_{IN} : 2.3V to 16V, $V_{OUT(MAX)}$ = 38V, I_Q = 3mA, I_{SD} < 1 μ A, ThinSOT Package
LT1946/LT1946A	1.5A (I_{SW}), 1.2MHz/2.7MHz, High Efficiency Step-Up DC/DC Converter	V_{IN} : 2.45V to 16V, $V_{OUT(MAX)}$ = 34V, I_Q = 3.2mA, I_{SD} < 1 μ A, MS8 Package
LT1961	1.5A (I_{SW}), 1.25MHz, High Efficiency Step-Up DC/DC Converter	V_{IN} : 3V to 25V, $V_{OUT(MAX)}$ = 35V, I_Q = 0.9mA, I_{SD} = 6 μ A, MS8E Package
LTC3400/LTC3400B	600mA (I_{SW}), 1.2MHz Synchronous Step-Up DC/DC Converter	V_{IN} : 0.85V to 5V, $V_{OUT(MAX)}$ = 5V, I_Q = 19 μ A/300 μ A, I_{SD} < 1 μ A, ThinSOT Package
LTC3401/LTC3402	1A/2A (I_{SW}), 3MHz Synchronous Step-Up DC/DC Converter	V_{IN} : 0.5V to 5V, $V_{OUT(MAX)}$ = 6V, I_Q = 38 μ A, I_{SD} < 1 μ A, MS Package
LTC3405/LTC3405A	300mA (I_{OUT}), 1.5MHz Synchronous Step-Down DC/DC Converter	V_{IN} : 2.7V to 6V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 20 μ A, I_{SD} $\leq$ 1 μ A, MS10 Package
LTC3406/LTC3406B	600mA (I_{OUT}), 1.5MHz Synchronous Step-Down DC/DC Converter	V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, I_Q = 20 μ A, I_{SD} $\leq$ 1 μ A, ThinSOT Package
LTC3407	600mA (I_{OUT}), 1.5MHz Dual Synchronous Step-Down DC/DC Converter	V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, I_Q = 40 μ A, I_{SD} $\leq$ 1 μ A, MS Package
LTC3411	1.25A (I_{OUT}), 4MHz Synchronous Step-Down DC/DC Converter	V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 60 μ A, I_{SD} $\leq$ 1 μ A, MS Package
LTC3412	2.5A (I_{OUT}), 4MHz Synchronous Step-Down DC/DC Converter	V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 60 μ A, I_{SD} $\leq$ 1 μ A, TSSOP16E Package
LTC3421	3A (I_{SW}), 3MHz Synchronous Step-Up DC/DC Converter	V_{IN} : 0.5V to 4.5V, $V_{OUT(MAX)}$ = 5.25V, I_Q = 12 μ A, I_{SD} < 1 μ A, QFN Package
LTC3425	5A (I_{SW}), 8MHz Multiphase Synchronous Step-Up DC/DC Converter	V_{IN} : 0.5V to 4.5V, $V_{OUT(MAX)}$ = 5.25V, I_Q = 12 μ A, I_{SD} < 1 μ A, QFN Package
LTC3429	600mA (I_{SW}), 500kHz Synchronous Step-Up DC/DC Converter	V_{IN} : 0.5V to 4.4V, $V_{OUT(MIN)}$ = 5V, I_Q = 20 μ A, I_{SD} < 1 μ A, QFN Package
LT3436	3A (I_{SW}), 1MHz, 34V Step-Up DC/DC Converter	V_{IN} : 3V to 25V, $V_{OUT(MAX)}$ = 34V, I_Q = 0.9mA, I_{SD} < 6 μ A, TSSOP-16E Package
LTC3440	600mA (I_{OUT}), 2MHz Synchronous Buck-Boost DC/DC Converter	V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 5.5V, I_Q = 25 μ A, I_{SD} < 1 μ A, MS, DFN Packages
LTC3441	600mA (I_{OUT}), 2MHz Synchronous Buck-Boost DC/DC Converter	V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 5.5V, I_Q = 25 μ A, I_{SD} < 1 μ A, DFN Package
LTC3443	1.2A (I_{OUT}), 600kHz Synchronous Buck-Boost DC/DC Converter	V_{IN} : 2.4V to 5.5V, $V_{OUT(MIN)}$ = 5.25V, I_Q = 28 μ A, I_{SD} < 1 μ A, MS Package
LT3467	1.1A (I_{SW}), 1.3MHz, High Efficiency Step-Up DC/DC Converter	V_{IN} : 2.6V to 16V, $V_{OUT(MAX)}$ = 40V, I_Q = 1.2mA, I_{SD} < 1 μ A, ThinSOT Package