

LT1964

ABSOLUTE MAXIMUM RATINGS

(Note 1)

IN Pin Voltage	±20V
OUT Pin Voltage (Note 11)	±20V
OUT to IN Differential Voltage (Note 11)	–0.5V, 20V
ADJ Pin Voltage (with Respect to IN Pin) (Note 11)	–0.5V, 20V
BYP Pin Voltage (with Respect to IN Pin)	±20V
SHDN Pin Voltage (with Respect to IN Pin) (Note 11)	–0.5V, 35V

SHDN Pin Voltage

(with Respect to GND Pin)	–20V, 15V
Output Short-Circuit Duration	Indefinite
Operating Junction Temperature (E, I Grade) Range (Note 10)	–40°C to 125°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 10 sec) SOT-23 Package	300°C

PIN CONFIGURATION

LT1964 DD PACKAGE 8-LEAD (3mm × 3mm) PLASTIC DFN $T_{JMAX} = 125^{\circ}\text{C}$, $\theta_{JA} = 40^{\circ}\text{C/W}$, $\theta_{JC} = 16^{\circ}\text{C/W}$ (NOTE 13) EXPOSED PAD (PIN 9) IS IN, MUST BE SOLDERED TO PCB	LT1964-SD S5 PACKAGE 5-LEAD PLASTIC SOT-23 $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} \approx 125^{\circ}\text{C/W}$ to 250°C/W (NOTE 13) SEE THE APPLICATIONS INFORMATION SECTION
LT1964-BYP S5 PACKAGE 5-LEAD PLASTIC SOT-23 $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} \approx 125^{\circ}\text{C/W}$ to 250°C/W (NOTE 13) SEE THE APPLICATIONS INFORMATION SECTION	LT1964-5 S5 PACKAGE 5-LEAD PLASTIC SOT-23 $T_{JMAX} = 150^{\circ}\text{C}$, $\theta_{JA} \approx 125^{\circ}\text{C/W}$ to 250°C/W (NOTE 13) SEE THE APPLICATIONS INFORMATION SECTION

ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1964ES5-SD#PBF	LT1964ES5-SD#TRPBF	LTVX	5-Lead Plastic SOT-23	–40°C to 125°C
LT1964ES5-BYP#PBF	LT1964ES5-BYP#TRPBF	LTVY	5-Lead Plastic SOT-23	–40°C to 125°C
LT1964ES5-5#PBF	LT1964ES5-5#TRPBF	LTVZ	5-Lead Plastic SOT-23	–40°C to 125°C
LT1964EDD#PBF	LT1964EDD#TRPBF	LDVM	8-Lead (3mm × 3mm) Plastic DFN	–40°C to 125°C
LT1964IS5-SD#PBF	LT1964IS5-SD#TRPBF	LTVX	5-Lead Plastic SOT-23	–40°C to 125°C
LT1964IS5-BYP#PBF	LT1964IS5-BYP#TRPBF	LTVY	5-Lead Plastic SOT-23	–40°C to 125°C
LT1964IS5-5#PBF	LT1964IS5-5#TRPBF	LTVZ	5-Lead Plastic SOT-23	–40°C to 125°C
LT1964IDD#PBF	LT1964IDD#TRPBF	LDVM	8-Lead (3mm × 3mm) Plastic DFN	–40°C to 125°C

1964fb

ORDER INFORMATION

LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT1964ES5-SD	LT1964ES5-SD#TR	LTVX	5-Lead Plastic SOT-23	-40°C to 125°C
LT1964ES5-BYP	LT1964ES5-BYP#TR	LTVY	5-Lead Plastic SOT-23	-40°C to 125°C
LT1964ES5-5	LT1964ES5-5#TR	LTVZ	5-Lead Plastic SOT-23	-40°C to 125°C
LT1964EDD	LT1964EDD#TR	LDVM	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LT1964IS5-SD	LT1964IS5-SD#TR	LTVX	5-Lead Plastic SOT-23	-40°C to 125°C
LT1964IS5-BYP	LT1964IS5-BYP#TR	LTVY	5-Lead Plastic SOT-23	-40°C to 125°C
LT1964IS5-5	LT1964IS5-5#TR	LTVZ	5-Lead Plastic SOT-23	-40°C to 125°C
LT1964IDD	LT1964IDD#TR	LDVM	8-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Regulated Output Voltage (Notes 3, 9)	LT1964-5 $V_{IN} = -5.5\text{V}$, $I_{LOAD} = -1\text{mA}$ $-20\text{V} < V_{IN} < -6\text{V}$, $-200\text{mA} < I_{LOAD} < -1\text{mA}$	-4.925	-5	-5.075	V
		● -4.850	-5	-5.150	V
ADJ Pin Voltage (Notes 2, 3, 9)	LT1964 $V_{IN} = -2\text{V}$, $I_{LOAD} = -1\text{mA}$ $-20\text{V} < V_{IN} < -2.8\text{V}$, $-200\text{mA} < I_{LOAD} < -1\text{mA}$	-1.202	-1.22	-1.238	V
		● -1.184	-1.22	-1.256	V
Line Regulation	LT1964-5 $\Delta V_{IN} = -5.5\text{V}$ to -20V , $I_{LOAD} = -1\text{mA}$	●	15	50	mV
	LT1964 (Note 2) $\Delta V_{IN} = -2.8\text{V}$ to -20V , $I_{LOAD} = -1\text{mA}$	●	1	12	mV
Load Regulation	LT1964-5 $V_{IN} = -6\text{V}$, $\Delta I_{LOAD} = -1\text{mA}$ to -200mA $V_{IN} = -6\text{V}$, $\Delta I_{LOAD} = -1\text{mA}$ to -200mA	●	15	35 50	mV mV
	LT1964 $V_{IN} = -2.8\text{V}$, $\Delta I_{LOAD} = -1\text{mA}$ to -200mA $V_{IN} = -2.8\text{V}$, $\Delta I_{LOAD} = -1\text{mA}$ to -200mA	●	2	7 15	mV mV
Dropout Voltage $V_{IN} = V_{OUT(NOMINAL)}$ (Notes 4, 5)	$I_{LOAD} = -1\text{mA}$	●	0.1	0.15	V
	$I_{LOAD} = -1\text{mA}$	●		0.19	V
	$I_{LOAD} = -10\text{mA}$	●	0.15	0.20	V
	$I_{LOAD} = -10\text{mA}$	●		0.25	V
	$I_{LOAD} = -100\text{mA}$	●	0.26	0.33	V
GND Pin Current $V_{IN} = V_{OUT(NOMINAL)}$ (Notes 4, 6)	$I_{LOAD} = -100\text{mA}$	●		0.39	V
	$I_{LOAD} = -200\text{mA}$	●	0.34	0.42	V
	$I_{LOAD} = -200\text{mA}$	●		0.49	V
	$I_{LOAD} = 0\text{mA}$	●	30	70	μA
	$I_{LOAD} = -1\text{mA}$	●	85	180	μA
	$I_{LOAD} = -10\text{mA}$	●	300	600	μA
	$I_{LOAD} = -100\text{mA}$	●	1.3	3	mA
	$I_{LOAD} = -200\text{mA}$	●	2.5	6	mA

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$.

Output Voltage Noise	$C_{OUT} = 10\mu\text{F}$, $C_{BYP} = 0.01\mu\text{F}$, $I_{LOAD} = -200\text{mA}$, $BW = 10\text{Hz to } 100\text{kHz}$		30		μV_{RMS}
ADJ Pin Bias Current	(Notes 2, 7)		30	100	nA
Minimum Input Voltage (Note 12) $I_{LOAD} = -200\text{mA}$	LT1964-BYP LT1964-SD	● ●	-1.9 -1.6	-2.8 -2.2	V V
Shutdown Threshold	$V_{OUT} = \text{Off to On (Positive)}$ $V_{OUT} = \text{Off to On (Negative)}$ $V_{OUT} = \text{On to Off (Positive)}$ $V_{OUT} = \text{On to Off (Negative)}$	● ● ● ●	1.6 -1.9 0.25 -0.25	2.1 -2.8 0.8 -0.8	V V V V
SHDN Pin Current (Note 8)	$V_{SHDN} = 0\text{V}$ $V_{SHDN} = 15\text{V}$ $V_{SHDN} = -15\text{V}$		-1 ± 0.1 6 -3	1 15 -9	μA μA μA
Quiescent Current in Shutdown	$V_{IN} = -6\text{V}$, $V_{SHDN} = 0\text{V}$	●	3	10	μA
Ripple Rejection	$V_{IN} - V_{OUT} = -1.5\text{V (Avg)}$, $V_{RIPPLE} = 0.5\text{V}_{P-P}$, $f_{RIPPLE} = 120\text{Hz}$, $I_{LOAD} = -200\text{mA}$		46	54	dB
Current Limit	$V_{IN} = -6\text{V}$, $V_{OUT} = 0\text{V}$ $V_{IN} = V_{OUT(NOMINAL)} - 1.5\text{V}$, $\Delta V_{OUT} = 0.1\text{V}$	●	220	350	mA mA
Input Reverse Leakage Current	$V_{IN} = 20\text{V}$, V_{OUT} , V_{ADJ} , $V_{SHDN} = \text{Open Circuit}$	●		1	mA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LT1964 (adjustable version) is tested and specified for these conditions with the ADJ pin connected to the OUT pin.

Note 3: Operating conditions are limited by maximum junction temperature. The regulated output voltage specification will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.

Note 4: To satisfy requirements for minimum input voltage, the LT1964 (adjustable version) is tested and specified for these conditions with an external resistor divider (two 249k resistors) for an output voltage of -2.44V. The external resistor divider will add a 5 μA DC load on the output.

Note 5: Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to: $(V_{IN} + V_{DROPOUT})$.

Note 6: GND pin current is tested with $V_{IN} = V_{OUT(NOMINAL)}$ and a current source load. This means the device is tested while operating in its dropout region. This is the worst-case GND pin current. The GND pin current will decrease slightly at higher input voltages.

Note 7: ADJ pin bias current flows out of the ADJ pin.

Note 8: Positive SHDN pin current flows into the SHDN pin. SHDN pin current is included in the GND pin current specification.

Note 9: For input-to-output differential voltages greater than 7V, a 50 μA load is needed to maintain regulation.

Note 10: The LT1964 is tested and specified under pulse load conditions such that $T_J \equiv T_A$. The LT1964E is tested at $T_A = 25^\circ\text{C}$. Performance at -40°C to 125°C is assured by design, characterization and correlation with statistical process controls. The LT1964I is guaranteed over the full -40°C to 125°C operating junction temperature range.


Note 11: A parasitic diode exists internally on the LT1964 between the OUT, ADJ and SHDN pins and the IN pin. The OUT, ADJ and SHDN pins cannot be pulled more than 0.5V more negative than the IN pin during fault conditions, and must remain at a voltage more positive than the IN pin during operation.

Note 12: For the LT1964-BYP, this specification accounts for the operating threshold of the SHDN pin, which is tied to the IN pin internally. For the LT1964-SD, the SHDN threshold must be met to ensure device operation.


Note 13: Actual thermal resistance (θ_{JA}) junction to ambient will be a function of board layout. See the Thermal Considerations section in the Applications Information.

TYPICAL PERFORMANCE CHARACTERISTICS


Typical Dropout Voltage




Guaranteed Dropout Voltage




Dropout Voltage




Quiescent Current




LT1964-5 Output Voltage




LT1964 ADJ Pin Voltage




LT1964-5 Quiescent Current



LT1964 Quiescent Current




LT1964-5 GND Pin Current




TYPICAL PERFORMANCE CHARACTERISTICS


LT1964 GND Pin Current




GND Pin Current vs I_{LOAD}




SHDN Pin Thresholds




SHDN Pin Input Current



SHDN Pin Input Current




ADJ Pin Bias Current




TYPICAL PERFORMANCE CHARACTERISTICS


Current Limit




Current Limit




Input Ripple Rejection




Input Ripple Rejection









**LT1964-BYP
Minimum Input Voltage**




**LT1964, LT1964-SD
Minimum Input Voltage**




TYPICAL PERFORMANCE CHARACTERISTICS




LT1964-5, 10Hz to 100kHz Output Noise, $C_{BYP} = 1000\text{pF}$




LT1964-5, 10Hz to 100kHz Output Noise, $C_{BYP} = 0.01\mu\text{F}$



LT1964-5, Transient Response, $C_{BYP} = 0$



LT1964-5, Transient Response, $C_{BYP} = 0.01\mu\text{F}$



PIN FUNCTIONS

ADJ (Adjustable Devices only): For the Adjustable LT1964, this is the Input to the Error Amplifier. The ADJ pin has a bias current of 30nA that flows out of the pin. The ADJ pin voltage is -1.22V referenced to ground, and the output voltage range is -1.22V to -20V . A parasitic diode exists between the ADJ pin and the input of the LT1964. The ADJ pin cannot be pulled more negative than the input during normal operation, or more than 0.5V more negative than the input during a fault condition.

BYP: The BYP Pin is used to Bypass the Reference of the LT1964 to Achieve Low Noise Performance from the Regulator. A small capacitor from the output to this pin will bypass the reference to lower the output voltage noise. A maximum value of $0.01\mu\text{F}$ can be used for reducing output voltage noise to a typical $30\mu\text{V}_{\text{RMS}}$ over a 10Hz to 100kHz bandwidth. If not used, this pin must be left unconnected.

Exposed Pad (DFN Package Only): IN. Connect to IN (Pins 7, 8) at the PCB.

GND: Ground.

IN: Power is Supplied to the Device Through the Input Pin. A bypass capacitor is required on this pin if the device is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor in the range of $1\mu\text{F}$ to $10\mu\text{F}$ is sufficient.

OUT: The Output Supplies Power to the Load. A minimum output capacitor of $1\mu\text{F}$ is required to prevent oscillations. Larger output capacitors will be required for applications with large transient loads to limit peak voltage transients. A parasitic diode exists between the output and the input. The output cannot be pulled more negative than the input during normal operation, or more than 0.5V below the input during a fault condition. See the Applications Information section for more information on output capacitance and reverse output characteristics.


SHDN: The $\overline{\text{SHDN}}$ Pin is used to put the LT1964 into a Low Power Shutdown State. The $\overline{\text{SHDN}}$ pin is referenced to the GND pin for regulator control, allowing the LT1964 to be driven by either positive or negative logic. The output of the LT1964 will be off when the $\overline{\text{SHDN}}$ pin is pulled within $\pm 0.8\text{V}$ of GND. Pulling the $\overline{\text{SHDN}}$ pin more than -1.9V or $+1.6\text{V}$ will turn the LT1964 on. The $\overline{\text{SHDN}}$ pin can be driven by 5V logic or open collector logic with a pull-up resistor. The pull-up resistor is required to supply the pull-up current of the open collector gate, normally several microamperes, and the $\overline{\text{SHDN}}$ pin current, typically $3\mu\text{A}$ out of the pin (for negative logic) or $6\mu\text{A}$ into the pin (for positive logic). If unused, the $\overline{\text{SHDN}}$ pin must be connected to V_{IN} . The device will be shut down if the $\overline{\text{SHDN}}$ pin is open circuit. For the LT1964-BYP, the $\overline{\text{SHDN}}$ pin is internally connected to V_{IN} . A parasitic diode exists between the $\overline{\text{SHDN}}$ pin and the input of the LT1964. The $\overline{\text{SHDN}}$ pin cannot be pulled more negative than the input during normal operation, or more than 0.5V below the input during a fault condition.

APPLICATIONS INFORMATION

The LT1964 is a 200mA negative low dropout regulator with micropower quiescent current and shutdown. The device is capable of supplying 200mA at a dropout voltage of 340mV. Output voltage noise can be lowered to 30μV_{RMS} over a 10Hz to 100kHz bandwidth with the addition of a 0.01μF reference bypass capacitor. Additionally, the reference bypass capacitor will improve transient response of the regulator, lowering the settling time for transient load conditions. The low operating quiescent current (30μA) drops to 3μA in shutdown. In addition to the low quiescent current, the LT1964 incorporates several protection features which make it ideal for use in battery-powered systems. In dual supply applications where the regulator load is returned to a positive supply, the output can be pulled above ground by as much as 20V and still allow the device to start and operate.

Adjustable Operation

The adjustable version of the LT1964 has an output voltage range of -1.22V to -20V. The output voltage is set by the ratio of two external resistors as shown in Figure 1. The device servos the output to maintain the voltage at the ADJ pin at -1.22V referenced to ground. The current in R1 is then equal to -1.22V/R1 and the current in R2 is the current in R1 plus the ADJ pin bias current. The ADJ pin bias current, 30nA at 25°C, flows through R2 out of the ADJ pin. The output voltage can be calculated using



$$V_{OUT} = -1.22V \left(1 + \frac{R2}{R1}\right) - (I_{ADJ})(R2)$$

$$V_{ADJ} = -1.22V$$

$$I_{ADJ} = 30nA \text{ AT } 25^{\circ}C$$

$$\text{OUTPUT RANGE} = -1.22V \text{ TO } -20V$$

Figure 1. Adjustable Operation

the formula in Figure 1. The value of R1 should be less than 250k to minimize errors in the output voltage caused by the ADJ pin bias current. Note that in shutdown the output is turned off and the divider current will be zero. Curves of ADJ Pin Voltage vs Temperature and ADJ Pin Bias Current vs Temperature appear in the Typical Performance Characteristics section.

The adjustable device is tested and specified with the ADJ pin tied to the OUT pin and a 5μA DC load (unless otherwise specified) for an output voltage of -1.22V. Specifications for output voltages greater than -1.22V will be proportional to the ratio of the desired output voltage to -1.22V; ($V_{OUT}/-1.22V$). For example, load regulation for an output current change of 1mA to 200mA is 2mV typical at $V_{OUT} = -1.22V$. At $V_{OUT} = -12V$, load regulation is:

$$(-12V/-1.22V) \cdot (2mV) = 19.6mV$$

Bypass Capacitance and Low Noise Performance

The LT1964 may be used with the addition of a bypass capacitor from V_{OUT} to the BYP pin to lower output voltage noise. A good quality low leakage capacitor is recommended. This capacitor will bypass the reference of the LT1964, providing a low frequency noise pole. The noise pole provided by this bypass capacitor will lower the output voltage noise to as low as 30μV_{RMS} with the addition of a 0.01μF bypass capacitor. Using a bypass capacitor has the added benefit of improving transient response. With no bypass capacitor and a 10μF output capacitor, a -10mA to -200mA load step will settle to within 1% of its final value in less than 100μs. With the addition of a 0.01μF bypass capacitor, the output will stay within 1% for the same -10mA to -200mA load step (see LT1964-5 Transient Response in the Typical Characteristics section). However, regulator start-up time is proportional to the size of the bypass capacitor.

Higher values of output voltage noise may be measured if care is not exercised with regard to circuit layout and testing. Crosstalk from nearby traces can induce unwanted noise onto the output of the LT1964-X.

APPLICATIONS INFORMATION

Output Capacitance and Transient Response

The LT1964 is designed to be stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. A minimum output capacitor of $1\mu\text{F}$ with an ESR of 3Ω or less is recommended to prevent oscillations. The LT1964 is a micropower device and output transient response will be a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the LT1964, will increase the effective output capacitor value.

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics used are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but they tend to have strong voltage and temperature coefficients as shown in Figures 2 and 3. When used with a 5V regulator, a 16V $10\mu\text{F}$ Y5V capacitor can exhibit an effective value as low as $1\mu\text{F}$ to $2\mu\text{F}$ for the DC bias voltage applied and over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors; the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor the stress can be induced by vibrations in the system or thermal transients. The resulting voltages produced can cause appreciable




Figure 2. Ceramic Capacitor DC Bias Characteristics




Figure 3. Ceramic Capacitor Temperature Characteristics

APPLICATIONS INFORMATION

amounts of noise, especially when a ceramic capacitor is used for noise bypassing. A ceramic capacitor produced Figure 4's trace in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as increased output voltage noise.




Figure 4. Noise Resulting from Tapping on a Ceramic Capacitor

Thermal Considerations

The power handling capability of the device will be limited by the maximum rated junction temperature (125°C). The power dissipated by the device will be made up of two components:

1. Output current multiplied by the input/output voltage differential: $I_{OUT} \cdot (V_{IN} - V_{OUT})$, and
2. Ground pin current multiplied by the input voltage: $I_{GND} \cdot V_{IN}$

The GND pin current can be found by examining the GND Pin Current curves in the Typical Performance Characteristics. Power dissipation will be equal to the sum of the two components listed above.

The LT1964 series regulators have internal thermal limiting designed to protect the device during overload conditions. For continuous normal conditions the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

For surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by power devices.

The following tables list thermal resistance for several different board sizes and copper areas. All measurements were taken in still air on 3/32" FR-4 board with one ounce copper.

Table 1. SOT-23 Thermal Resistance

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	125°C/W
1000mm ²	2500mm ²	2500mm ²	125°C/W
225mm ²	2500mm ²	2500mm ²	130°C/W
100mm ²	2500mm ²	2500mm ²	135°C/W
50mm ²	2500mm ²	2500mm ²	150°C/W

*Device is mounted on topside.

Table 2. DFN Thermal Resistance

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	40°C/W
1000mm ²	2500mm ²	2500mm ²	45°C/W
225mm ²	2500mm ²	2500mm ²	50°C/W
100mm ²	2500mm ²	2500mm ²	62°C/W

*Device is mounted on topside.

The thermal resistance junction-to-case (θ_{JC}), measured at Pin 2, is 60°C/W. for the SOT-23 package and is 16°C/W measured at the backside of the exposed pad on the DFN package

Calculating Junction Temperature

Example: Given an output voltage of -5V, an input voltage range of -6V to -8V, an output current range of 0mA to -100mA, and a maximum ambient temperature of 50°C, what will the maximum junction temperature be?

The power dissipated by the device will be equal to:

APPLICATIONS INFORMATION

$$I_{OUT(MAX)} \cdot (V_{IN(MAX)} - V_{OUT}) + (I_{GND} \cdot V_{IN(MAX)})$$

where,

$$I_{OUT(MAX)} = -100\text{mA}$$

$$V_{IN(MAX)} = -8\text{V}$$

$$I_{GND} \text{ at } (I_{OUT} = -100\text{mA}, V_{IN} = -8\text{V}) = -2\text{mA}$$

so,

$$P = -100\text{mA} \cdot (-8\text{V} + 5\text{V}) + (-2\text{mA} \cdot -8\text{V}) = 0.32\text{W}$$

The thermal resistance (junction to ambient) will be in the range of 125°C/W to 150°C/W for the SOT-23 package depending on the copper area. So the junction temperature rise above ambient will be approximately equal to:

$$0.32\text{W} \cdot 140^\circ\text{C/W} = 44.2^\circ\text{C}$$

The maximum junction temperature will then be equal to the maximum junction temperature rise above ambient plus the maximum ambient temperature or:

$$T_{JMAX} = 50^\circ\text{C} + 44.2^\circ\text{C} = 94.2^\circ\text{C}$$

Protection Features

The LT1964 incorporates several protection features which make it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device is protected against reverse input voltages and reverse output voltages.

Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed 125°C.

The output of the LT1964 can be pulled above ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled above ground by 20V. For fixed voltage versions, the output will act like a large resistor, typically 500k or higher, limiting current flow to less than 40μA. For adjustable versions, the output will

act like an open circuit, no current will flow into the pin. If the input is powered by a voltage source, the output will sink the short-circuit current of the device and will protect itself by thermal limiting. In this case, grounding the $\overline{\text{SHDN}}$ pin will turn off the device and stop the output from sinking the short-circuit current.


Like many IC power regulators, the LT1964 series have safe operating area protection. The safe area protection activates at input-to-output differential voltages greater than -7V. The safe area protection decreases the current limit as the input-to-output differential voltage increases and keeps the power transistor inside a safe operating region for all values of forward input to-output voltage. The protection is designed to provide some output current at all values of input-to-output voltage up to the device breakdown. A 50μA load is required at input-to-output differential voltages greater than -7V.

When power is first turned on, as the input voltage rises, the output follows the input, allowing the regulator to start up into very heavy loads. During start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein removal of an output short will not allow the output voltage to fully recover. Other regulators, such as the LT1175, also exhibit this phenomenon, so it is not unique to the LT1964 series.


The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations are immediately after the removal of a short-circuit or when the $\overline{\text{SHDN}}$ pin is pulled high after the input voltage has already been turned on. The load line for such a load may intersect the output current curve at two points. If this happens, there are two stable operating points for the regulator. With this double intersection, the input supply may need to be cycled down to zero and brought up again to make the output recover.

PACKAGE DESCRIPTION

S5 Package 5-Lead Plastic TSOT-23 (Reference LTC DWG # 05-08-1635)



DD Package 8-Lead Plastic DFN (3mm × 3mm) (Reference LTC DWG # 05-08-1698)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1120	125mA Micropower Low Dropout Regulator with Comparator and Shutdown	Includes 2.5V Reference and Comparator; V_{IN} : 3.5V to 36V, $I_Q = 40\mu A$, N8 Package
LT1121	150mA Micropower Low Dropout Regulator	V_{IN} : 4.2V to 30V, $I_Q = 30\mu A$; ThinSOT, S8 and MS8 Packages
LT1129	700mA Micropower Low Dropout Regulator	V_{IN} : 4.5V to 30V, $I_Q = 50\mu A$; DD and S8 Packages
LT1175	800mA Negative Low Dropout Micropower Regulator	V_{IN} : 4.5V to 20V, $I_Q = 45\mu A$, 0.26V Dropout Voltage, S8 and ThinSOT Packages
LT1611	Inverting 1.4MHz Switching Regulator	–5V at 150mA from 5V Input, ThinSOT Package
LT1761 Series	100mA, Low Noise, Low Dropout Micropower Regulators	V_{IN} : 1.5V to 20V, $I_Q = 20\mu A$, $20\mu V_{RMS}$ Noise, ThinSOT Package
LT1762 Series	150mA, Low Noise, LDO Micropower Regulators	V_{IN} : 1.5V to 20V, $I_Q = 25\mu A$, $20\mu V_{RMS}$ Noise, MS8 Package
LT1763 Series	500mA, Low Noise, LDO Micropower Regulators	V_{IN} : 1.5V to 20V, $I_Q = 30\mu A$, $20\mu V_{RMS}$ Noise, S8 Package
LT1764A	3A, Low Noise, Fast Transient Response LDO	V_{IN} : 1.5V to 20V, $40\mu V_{RMS}$ Noise; DD and T5 Packages
LT1931/LT1931A	Inverting 1.2MHz/2.2MHz Switching Regulators	–5V at 350mA from 5V Input, ThinSOT Package
LT1962	300mA, Low Noise, LDO Micropower Regulator	V_{IN} : 1.5V to 20V, $I_Q = 30\mu A$, $20\mu V_{RMS}$ Noise, MS8 Package
LT1963A	1.5A, Low Noise, Fast Transient Response LDO	V_{IN} : 1.5V to 20V, $40\mu V_{RMS}$ Noise; DD, T5, S8 and ThinSOT Packages