Contents

1	Pin d	efinitions and functions8
2	Desci	ription
	2.1	Voltage regulator
		2.1.1 Voltage regulator: V1
		2.1.2 Voltage regulator: V2 11
	2.2	Power control in operating modes 12
		2.2.1 Active mode
		2.2.2 Flash mode
		2.2.3 V1 standby mode
		2.2.4 VBAT standby mode
	2.3	Wake up events
	2.4	Functional overview (truth table) 14
	2.5	Wake up inputs
	2.6	Hall sensor ports: WU3,4, Dig_Out 3,4 16
	2.7	Interrupt
	2.8	Cyclic contact supply 17
	2.9	Window – watchdog 17
	2.10	Fail safe output 19
	2.11	Reset – generator
	2.12	V1, V2 fail
	2.13	Low side driver outputs Rel1, Rel2 20
	2.14	PWM inputs
	2.15	Operational amplifiers 21
	2.16	LIN bus interface
	2.17	Error handling
		2.17.1 Dominant TxD time out
		2.17.2 Short to battery time out
		2.17.3 Short to ground mode
	2.18	Wake up (from LIN) 22
		2.18.1 Normal wake up
		2.18.2 Wake up from short to GND condition



		2.18.3 RxD pin in V1 standby	2
	2.19	LINPU	3
	2.20	Serial Peripheral Interface (SPI) 23	3
		2.20.1 Chip Select Not (CSN)	3
		2.20.2 Serial Data In (DI)	1
		2.20.3 Serial Data Out (DO)	1
		2.20.4 Serial Clock (CLK)	1
		2.20.5 Data registers	1
3	Prote	ction and diagnosis	5
	3.1	Power supply fail	5
		3.1.1 Over voltage	5
		3.1.2 Under voltage	5
	3.2	Temperature warning and thermal shutdown	5
	3.3	SPI diagnosis	5
	3.4	High side driver outputs 27	7
	3.5	Low side driver outputs Rel1, Rel2	7
4	Abso	lute maximum ratings	3
4 5		Iute maximum ratings 28 protection 29	
	ESD		•
5	ESD	protection)
5	ESD Ther	protection)
5	ESD Ther 6.1	protection)
5 6	ESD Ther 6.1 6.2 6.3	protection 29 nal data 30 Operating junction temperature 30 Temperature warning and thermal shutdown 30 Package and PCB thermal data 31)))
5	ESD Ther 6.1 6.2 6.3 Elect	protection 29 mal data 30 Operating junction temperature 30 Temperature warning and thermal shutdown 30 Package and PCB thermal data 31 rical characteristics 34	a b b c c c c c c c c c c
5 6	ESD Ther 6.1 6.2 6.3 Elect 7.1	protection 29 mal data 30 Operating junction temperature 30 Temperature warning and thermal shutdown 30 Package and PCB thermal data 30 rical characteristics 34 Supply and supply monitoring 34	7 7 7 1 1 1
5 6	ESD Ther 6.1 6.2 6.3 Elect 7.1 7.2	protection 29 mal data 30 Operating junction temperature 30 Temperature warning and thermal shutdown 30 Package and PCB thermal data 31 rical characteristics 34 Supply and supply monitoring 34 Oscillator 35	a b b c c c c c c c c c c
5 6	ESD Ther 6.1 6.2 6.3 Elect 7.1 7.2 7.3	protection 29 mal data 30 Operating junction temperature 30 Temperature warning and thermal shutdown 30 Package and PCB thermal data 31 rical characteristics 34 Supply and supply monitoring 34 Oscillator 35 Power-on reset (Vs) 35	a b b c
5 6	ESD Ther 6.1 6.2 6.3 Elect 7.1 7.2 7.3 7.4	protection 29 nal data 30 Operating junction temperature 30 Temperature warning and thermal shutdown 30 Package and PCB thermal data 31 rical characteristics 34 Supply and supply monitoring 34 Oscillator 38 Power-on reset (Vs) 38 Voltage regulator V1 38	9 1 1 1 1 1 1 1 1 1 1
5 6	ESD Ther 6.1 6.2 6.3 Elect 7.1 7.2 7.3 7.4 7.5	protection 29 mal data 30 Operating junction temperature 30 Temperature warning and thermal shutdown 30 Package and PCB thermal data 31 rical characteristics 34 Supply and supply monitoring 34 Oscillator 33 Power-on reset (Vs) 34 Voltage regulator V1 34 Voltage regulator V2 36	a b b c c c c c c c c c c
5 6	ESD Ther 6.1 6.2 6.3 Elect 7.1 7.2 7.3 7.4	protection 29 nal data 30 Operating junction temperature 30 Temperature warning and thermal shutdown 30 Package and PCB thermal data 31 rical characteristics 34 Supply and supply monitoring 34 Oscillator 38 Power-on reset (Vs) 38 Voltage regulator V1 38	9 0 1 1 1 1 1 1 1 1 1 1



7.8	High si	de outputs
	7.8.1	Output (Out_HS)
	7.8.2	Outputs (OUT14)
7.9	Relay o	drivers
7.10) Wake u	up inputs (WU1WU4)
7.11	l Wake u	ıp input (INH)
7.12	2 LIN	
7.13	3 Operat	ional amplifier
7.14	4 SPI	
	7.14.1	Input: CSN
	7.14.2	Inputs: CLK, DI, PWM 1, PWM 2 48
	7.14.3	Input PWM 2 Vth for flash mode49
	7.14.4	DI timing
	7.14.5	DO, FSO, Dig_Out3,4
	7.14.6	DO timing
	7.14.7	CSN timing
8 SP	control a	and status registers54
8.1	SPI reg	gisters
	8.1.1	Control register 0
	8.1.2	Control register 1 56
	8.1.3	Control register 2 59
	8.1.4	Status register 0
	8.1.5	Status register 1
9 Pac	ckage and	packing information 64
9.1	ECOPA	ACK [®] packages
9.2	Powers	SSO-36 package information 64
9.3	Powers	SSO-36 packing information
10 Rev	vision his	tory



List of tables

Table 1.	Device summary	
Table 2.	Pins definitions and functions	8
Table 4.	Functional overview (truth table).	14
Table 5.	Absolute maximum ratings	28
Table 6.	ESD protection	
Table 7.	Operating junction temperature	
Table 8.	Temperature warning and thermal shutdown	30
Table 9.	Thermal parameters	
Table 10.	Supply and supply monitoring.	34
Table 11.	Oscillator	
Table 12.	Power-on Reset (Vs)	
Table 13.	Voltage regulator V1	
Table 14.	Voltage regulator V2	
Table 15.	Reset generator	
Table 16.	Watchdog	
Table 17.	High side outputs (Out_HS)	
Table 18.	High side outputs (OUT 14)	
Table 19.	Relay drivers	
Table 20.	Wake up inputs(WU1WU4)	
Table 21.	Wake up input (INH)	
Table 22.		
Table 23.	LIN DC parameters.	
Table 24.	LIN transmitter	
Table 25.	LIN timing	
Table 26.	LIN DC values.	
Table 27.	Operational amplifier.	
Table 28.	SPI (Input CSN)	
Table 29.	Inputs: CLK, DI, PWM 1, PWM 2	
Table 30.	Input PWM2 Vth for flash mode	
Table 31.	DI timing	
Table 32.	DO, FSO, Digout3,4	
Table 33.	DO timing	
Table 33.	CSN timing	
Table 35.	SPI registers	
Table 36.	Control register 0	
Table 37.	Configuration bit HSxx	
Table 38.	Configuration bit OUT HSx	
Table 39.	Configuration bit RELx	
Table 39.	Configuration bit On_V2x	
Table 40. Table 41.	Configuration bit TRIG, GO_VBAT, GO_V1	
Table 41.	Control register 1	
Table 42. Table 43.	Configuration bit Wx	
Table 43. Table 44.	•	
	Configuration bit Ux	
Table 45.	Configuration bit Lx.	
Table 46.	Configuration bit Txx.	
Table 47.	Configuration bit INT_enable	
Table 48.	Control register 2	
Table 49.	Configuration bit OLT_HSx, VSLOCK Out, O_HS_REC, LINPU and TXD_TOUT	59



Table 50.	Configuration bit LEVx	59
Table 51.	Configuration bit ICxx	60
Table 52.	Configuration bit LIN slope, LS_ovuv and ICMP	60
Table 53.	Status register 0	61
Table 54.	Configuration bit HSx_OL, HSx_OC and Relx_OC	61
Table 55.	Configuration bit SHT5V2, WUx, INH, LIN and Cold Start	61
Table 56.	Status register 1	62
Table 57.	Configuration bit OV, UV, TW, TSDx and Vx Fail	62
Table 58.	Configuration bit STx	62
Table 59.	Configuration bit Rx, WDx, TRIG, SHT_GND, SHT_BAT and DOM_TXD	63
Table 60.	PowerSSO-36 mechanical data	64
Table 61.	Document revision history	67

6/68



List of figures

Figure 1.	Block diagram	8
Figure 2.	Pins configuration	0
Figure 3.	Operating modes, main states 1	5
Figure 4.	Watchdog 1	8
Figure 5.	FSO1	9
Figure 6.	NReset 1	
Figure 7.	Lin master pull up	21
Figure 8.	Protection and diagnosis	26
Figure 9.	PowerSSO-36 PC board	31
Figure 10.	PowerSSO-36 thermal resistance junction ambient Vs. PCB copper area (V1 ON) 3	32
Figure 11.	PowerSSO-36 thermal impedance junction ambient single pulse (V1 ON)	32
Figure 12.	PowerSSO-36 thermal fitting model (V1 ON) 3	33
Figure 13.	Watchdog timing	38
Figure 14.	Watchdog, closed and open window tolerances and save trigger area	
Figure 15.	LIN transmit, receive timing	-6
Figure 16.	SPI - Input timing	51
Figure 17.	SPI - Edges timing	
Figure 18.	SPI - CSN low to high transition	53
Figure 19.	SPI - High to low transition	53
Figure 20.	PowerSSO-36 package dimensions 6	
Figure 21.	PowerSSO-36 tube shipment (no suffix)6	6
Figure 22.	PowerSSO-36 tape and reel shipment (suffix "TR")6	6



Pin definitions and functions 1




Figure 1. **Block diagram**

Table 2. Pins definitions and functions

Pin name	PowerSS0-36	Function
GND	1	Ground
V2	2	Voltage regulator 2 output : 5 V supply for external loads e.g. IR receiver, potentiometer
V1	3	Voltage regulator 1 output : 5 V supply e.g. micro controller, Can transceiver
NReset	4	NReset output to micro controller - Internal pull-up of typ. $100K\Omega$ (reset state = low)
INH	5	Wake-up input e.g. from CAN transceiver
RxD	6	Receiver output of the LIN 2.1 transceiver




Pin name PowerSS0-36 Func		Function	
TxD	7	Transmitter input of the LIN 2.1 transceiver	
OP2+	8	Non inverting input of operational sense amplifier	
OP2-	9	Inverting input of operational sense amplifier	
OP2 _{OUT}	10	Output of operational sense amplifier	
DI	11	SPI : serial data input	
DO	12	SPI : serial data output	
CLK	13	SPI : serial clock input	
CSN	14	SPI : chip select not input	
PWM1	15	Pulse width modulation input	
PWM2	16	Pulse width modulation input	
Dig_Out3	17	Digital output	
Dig_Out4/INT	18	Digital output (configurable as Interrupt Output)	
Wu ₄₁	19 to 22	Wake-up input: input pins for static or cyclic monitoring of externa contacts	
OP1 _{OUT}	23	Output of operational sense amplifier	
OP1-	24	Inverting input of operational sense amplifier	
OP1+	25	Non inverting input of operational sense amplifier	
Out ₄₁	26 to 29	High side driver (7 $\Omega,$ typ.) - to supply e.g. LED's, HALL sensors or external contacts	
Out_HS	30	High side drivers (1 Ω , typ.) - to supply e.g. LED' s, Bulbs, HALL sensors or external contacts	
Vs	31	Power supply voltage	
LINPU	32	LIN master pull up	
LIN	33	LIN bus line	
Rel1	34	Low side driver (2 Ω , typ.) - e.g. relay	
Rel2	35	Low side driver (2 Ω , typ.) - e.g. relay	
FSO	36	Fail safe output - used to supervise or control applications in case of watchdog and/or V1 under-voltage failure (e.g. to activate emergency lights)	

 Table 2.
 Pins definitions and functions (continued)



Figure 2. Pins configuration





2 Description

2.1 Voltage regulator

The L9952GXP contains 2 independent and fully protected low drop voltage regulators, which are designed for very fast transient response.

The output voltage is stable with loads capacitors \geq 220nF.

2.1.1 Voltage regulator: V1

The voltage regulator V1 provides 5V supply voltage and up to 250mA continuous load current for the external digital logic (micro controller, CAN transceiver ...). In addition the regulator V1 drives the L9952GXP internal 5V loads. The voltage regulator is protected against overload and over-temperature. An external reverse current protection has to be provided by the application circuitry to prevent the output capacitor from being discharged by negative transients or low input voltage. The output voltage precision is better than +/-2% (incl. temperature drift and line-/load regulation) for operating mode; respectively +/-3% during low current mode. Current limitation of the regulator ensures fast charge of external bypass capacitors. The output voltage is stable for ceramic load capacitors \geq 220nF.

If device Temperature exceeds TSD1 threshold, all outputs (Hsx, Lsx, V2, LIN) will be deactivated except V1. Hence the micro controller has the possibility for interaction or error logging. In case of exceeding TSD2 threshold (TSD2>TSD1), also V1 will be deactivated (see state chart Fig. 3.1: "Protection and diagnosis"). A timer is started and the voltage regulator is deactivated for t_{TSD} = 1sec. During this time, all other wakeup sources (CAN, LIN, and WU1...4) are disabled. After 1 sec, the voltage regulator will try to restart automatically. If TSD2 occurs within one minute and for 8 consecutive times, the L9952GXP enters the V_{BAT} - standby mode.

In case of short to GND at "V1" after initial turn on (V1 < 2V for at least 4ms) the L9952GXP enters the V_{BAT} - standby mode. Reactivation (wake-up) of the device can be achieved with signals from CAN, LIN, WU1..4, SPI.

2.1.2 Voltage regulator: V2

The voltage regulator V2 supplies additional 5V loads (e.g. Logic components, external sensors, external potentiometers). The continuous load current is 50mA. The regulator provides accuracy better than \pm 3% @ 50mA (4% @ 100mA) load current.

In case of short to GND at "V2" after initial turn on (V2 < 2V for at least 4ms) the V2 regulator is switched off. Micro processor has to send a clear command to reactivate the V2 regulator.

V2 is protected against:

- Overload
- Over temperature
- Short circuit (short to ground and battery supply voltage)
- Reverse biasing



2.2 Power control in operating modes

The L9952GXP can be operated in 4 different operating modes:

- Active
- Flash
- V₁- standby
- V_{BAT} standby

A cyclic monitoring of wake-up inputs is available in stand-by modes.

2.2.1 Active mode

All functions are available.

2.2.2 Flash mode

To disable the watchdog feature a FLASH program mode is available.

The mode can be entered by $V_{PWM2} \ge 9V$

In this case all other functions are the same as in active mode

Watchdog can be disabled as well as soon as L9952GXP enters the V1 standby mode (see section 2.9 for details)

Note: "High" level for flash mode selection is $V_{PWM2} \ge 9V$. For all other operation modes, standard 5V logic signals are required. For proper operation PWM1 must not be set to a voltage level above standard 5V logic.

2.2.3 V₁ standby mode

Outputs and internal loads are switched off. To supply the micro controller in a low power mode, the voltage regulator1 (V1) remains active. The intention of the V1 standby mode is to preserve the RAM contents. A cyclic contact supply and wake-up input sense feature (for cyclic monitoring of external contacts) can be activated by SPI.

2.2.4 V_{BAT} standby mode

To achieve minimum current consumption during V_{BAT} standby mode, all L9952GXP functions (except the ones for wake up functionality) are switched off.

In V_{BAT} - standby mode the current consumption of the L9952GXP is reduced to 7µA, typical (without cyclic sense feature selected).

The transitions from active mode to either V_1 -standby or V_{BAT} - standby are controlled by SPI.

 V_{BAT} - standby mode is dominant; i.e. if both bits, V_1 - standby and V_{BAT} - standby are set to "1", the L9952GXP will enter $\,V_{BAT}$ - standby mode.



2.3 Wake up events

A wake-up from standby mode will switch the device to active mode. This can be initiated by one or more of the following sources:

- Change of the LIN state at LIN bus interfaces
- A current at the INH pin (I ≥200uA) controlled by the CAN-transceiver (the CAN transceiver is not a part of the IC).
- Positive/negative edge at wake up pins WU1...WU4 -> change of level after going into stand-by
- Change of open-load state at OUT1 to 4
- SPI access in V1-standby mode (CSN is low and first rising edge on CLK)

Wake up source	Description
LIN	Always active
INH	Always active
WU14	Can be individually disabled via SPI
Open Load at HS outputs	Can be individually disabled via SPI
SPI Access	Always active (except in V _{BAT} - standby mode)
High level at PWM2 input	VPWM2 > 9V ⁽¹⁾

Table 3. Wake up events

1. Only if internal oscillator is running (e. g. in cyclic sense configuration or after wake-up request).

All wake-up events (except wake-up by LIN, INH or SPI from V1standby mode) generate a Reset pulse (NReset low for 2ms).

Wake-up events from V1standby by LIN, INH or SPI do not cause a Reset and the Reset generation is blocked for 2ms, i. e. a watchdog failure during this timeframe will not cause a reset.



2.4 Functional overview (truth table)

Table 4.	Functional	overview	(truth table)
----------	------------	----------	---------------

			Operating modes			
	Function	Comments	Active mode	V ₁ -standby static mode (cyclic sense)	V _{BAT} -standby static mode (cyclic sense)	
2.3.1	Voltage-regulator, V1	VOUT= 5V	On	On ⁽¹⁾	Off	
2.3.2	Voltage-regulator, V2	VOUT= 5V	On / Off ⁽²⁾	On ⁽²⁾ / Off	On ⁽²⁾ / Off	
2.3.3	Reset-generator		On	On	Off	
2.3.4	Window watchdog	V ₁ monitor	On	Off if (I_V1 < I _{CMP} and I _{CMP} =0) or I _{CMP} = 1	Off	
2.3.5	Wake up		Off ⁽³⁾	Active (4)	Active ⁽⁴⁾	
2.3.6	HS-cyclic supply	Oscillator timebase	On / Off	On ⁽²⁾ / Off	On ⁽²⁾ / Off	
2.3.7	Relay driver		On	Off	Off	
2.3.8	Operational amplifiers		On	Off	Off	
2.3.9	LIN line driver	LIN 2.1	On	Off	Off	
2.3.10	LIN line receiver		On	On	On	
2.3.11	FSO	Fail-safe output	Hi – no error Lo – WD or V1 fail	Hi – no error Lo – WD or V1 fail ⁽⁵⁾	Lo -> because V1= off	
2.3.12	Oscillator		On	(6)	(6)	
2.3.13	Vs-Monitor		On	(7)	(7)	

1. Supply the processor in low current mode

2. Only active when selected via SPI

 Input Status can be read by SPI (Status Register 0); Inputs should be configured for static sense (Control Register 2)

4. Unless disabled by SPI

5. Watchdog is active in V1 standby mode, until I(V1) is below $\rm I_{CMP}$ current threshold

6. Activation = ON if cyclic sense is selected

7. Cyclic activation = pulsed ON during cyclic sense






Figure 3. Operating modes, main states



2.5 Wake up inputs

The de-bounced digital inputs WU1...WU4 can be used to wake up the L9952GXP from standby modes. These inputs are sensitive to any level transition (positive and negative edge)

For static contact monitoring, a filter time of 64 μ s is implemented at WU1-4. The filter is started when the input voltage passes the specified threshold. At Vin > 1V and Vin < (Vs – 2V), a Wake-up request is processed. During Wake-up request, the internal oscillator and other circuit blocks are activated in order to allow more accurate monitoring of the inputs.

In addition to the continuous sensing (static contact monitoring) at the wake up inputs, a cyclic wake up feature is implemented. This feature allows periodical activation of the wakeup inputs to read the status of the external contacts. The periodical activation can be linked to Timer 1 (0.5sec to 4.0sec in 0.5sec steps) or Timer 2 (50ms). The input signal is filtered with a filter time of 16us after a programmable delay (80us or 800us). A Wake-up will be processed if the status has changed versus the previous cycle.

The Outputs OUT_HS and OUT1-4 can be used to supply the external contacts with the timing according to the cyclic monitoring of the wake-up inputs.

If the wake-up inputs are configured for cyclic sense mode (Icxx in control register 2), the same input filter timing (Timer1 or Timer2) and the corresponding input filter delay (control register 2) must be used for the HS Outputs (Hsxx in control register 0) which supply the external contact switches.

In Standby mode, the inputs WU1-4 are SPI configurable for pull-up or pull-down current source configuration according to the setup of the external contacts (pull-up for active low contacts, pull-down for active high contacts). In active mode the inputs have a pull down resistor of 100 kOhm (typ).

In Active mode, the input status can be read by SPI (Status Register 0). Static sense should be configured (Control Register 2) before the read operation is started (In cyclic sense configuration, the input status is updated according to the cyclic sense timing; Therefore, reading the input status in this mode may not reflect the actual status).

2.6 Hall sensor ports: WU3,4, Dig_Out 3,4

Applications like Hall sensor outputs need high processing speed. The 12V signals connected to the wakeup inputs WU3 and WU4 can be looped through to the digital outputs Dig_Out 3 and Dig_Out 4 (5V) in order to avoid read out of the input state by SPI.

The setup is programmable by SPI.

The open load states of the High Side Drivers OUT1 and OUT2 can be looped through the digital outputs Dig_Out3 and Dig_Out4 without delay. In addition, the status of OUT1 and OUT2 can be accessed through the SPI interface. This feature is intended for 2-pin HALL sensors. Open Load information is only valid during ON state.

The Open Load threshold at pins OUT1...4 can be switched from $I_{OLD1} = 2mA$ to $I_{OLD2} = 8 mA$ via SPI.

16/68



2.7 Interrupt

Dig_Out4 can be configured via SPI as Interrupt output (INT) by setting Bit 20 / CR1:INT_enable='1'.

This configuration will enable the following behaviour:

- INT pin is pulled high for 2ms in case of any wake-up from V1 standby mode (WU inputs, LIN, INH, SPI, open load HS, Iv1 > I_{CMP}-ris)
- Wake-up events from V1 standby do not generate a reset (i.e. NRESET is not pulled low)
- The Dig_Out4 settings in CR1 (Bits 12..14) will be ignored

2.8 Cyclic contact supply

In V1 and V_{BAT} standby mode, any high side driver output (OUT1..4, OUTHS) can be used to periodically supply external contacts.

The timing is selectable by SPI

Timer 1: period is X sec, the on-time is 10ms resp. 20ms

With $X \in \{0.5, 1.0, 1.5, \dots 4\}$

Timer 2: period is 50ms, the on- time is 100us resp. 1ms:

Note: Cyclic sense setup: if cyclic sense feature is used for wake-up inputs (lcxx in control register 2), same input filter timing (Timer1 or Timer2) must be used for HS Outputs (Hsxx in control register 0).

2.9 Window – watchdog

During normal operation the watchdog monitors the micro controller within a nominal trigger cycle of 10ms.

In V_{BAT}-standby , V1-standby and Flash program modes, the watchdog circuit is automatically disabled. However, the watchdog will remain enabled in V1-standby mode until the current at V1 decreases below I_{CMP} -fall. The V1 current monitoring can be disabled, if the I_{CMP} bit (CR2, D20) is set to '1'.

After 'power-on', 'standby mode' or reset, the window watchdog starts with a long open window (65ms). The long open window allows the micro controller to run its own setup and then to trigger the watchdog via the SPI. The trigger is finally accepted when the CSN input becomes HIGH after the transmission of the SPI word.

A correct watchdog trigger will start the window watchdog with a closed window (< 6ms) followed by an open window (< 10ms), see timing diagrams. Subsequently, the micro controller has to serve the watchdog by alternating the watchdog trigger bit (CR0, D19). The "negative" or "positive" edge has to meet the open window time. A correct watchdog trigger signal will immediately start the next closed window.

After 8 watchdog failures in sequence, the V1 regulator is switched off for 200ms. In case of 7 further watchdog failures, the V1 regulator is completely turned off and the device goes into V_{BAT} -standby mode until a wakeup occurs. (e.g. via LIN, CAN/INH).




The watchdog is triggered by toggling the trigger bit (CR0, D19).

Note: The active trigger window will be reset after each correct trigger write operation. In case of reset (NReset low for 2ms) the trigger bit is set to "0".

In case of a WD failure, the outputs (Lsx, Hsx, V2) are switched off and NReset is pulled low for 2ms.

Writing to control register 0 without inverting the WD trigger bit is possible at any time.








2.10 Fail safe output

After power-on (Vs > V_{POR}) or wakeup from V_{BAT} -standby mode, the output FSO is set to "HIGH", if V1 is above the V1 threshold. FSO is set to "LOW" in case of V1 under voltage or watchdog failure.

During V1-standby mode, FSO is HIGH unless a V1 under-voltage or watchdog reset occurs. WD remains enabled in V1 standby mode until I_{V1} drops below 150uA. In V_{BAT} - standby mode, FSO is low. At exit from V_{BAT} - standby mode, it goes to high as soon as V1 is stable.

At wakeup FSO remains high, provided that the watchdog is triggered successfully. It is set low if the watchdog is not served during the long open window of if a V1 under-voltage occurs.



2.11 Reset – generator

IF V1 is turned on and the voltage exceeds the V1 reset threshold, the reset output "NRESET" is switched to "HIGH" after a 2ms reset delay time. This is necessary for a defined start of the micro controller when the application is switched on.

As soon as an under voltage condition of the output voltage (V1 < VRT) for more than 8us appears, the reset output is switched low again.




Figure 6. NReset



2.12 V1, V2 fail

The $V_{1.}$ and V_2 regulator output voltages are monitored.

In case of a drop below the V_{1, V_2} – fail thresholds ($V_{1,2}$ < 2V,typ for t > 2us), the $V_{1,2}$ - fail bits are latched. The fail bits are cleared by a dedicated SPI command.

If 4ms after turn on of the regulator the $V_{1,2}$ voltage is below the $V_{1,2}$ fail thresholds, (independent for V1,2), the L9952GXP will identify a short circuit condition at the related regulator output and the regulator will be switched off.

In case of a V1 failure the device enters V_{BAT} - standby mode automatically.

In case of a V2 failure the SHT5V2 bit (SR0 Bit12) is set.

2.13 Low side driver outputs Rel1, Rel2

The outputs Rel1, Rel2 (R_{DSon} = 2 Ω typ. @25 °C) are specially designed to drive relay loads.

Typical relays used have the following characteristics:

Relay type 1:

- closed armature: $R = 160 \Omega \pm 10\%$, L= 300mH
- open armature: R = 160 Ω <u>+</u>10%, L= 240mH

Relay type 2:

- closed armature: $R = 220 \Omega \pm 10\%$, L = 420 mH
- open armature: R= 220 Ω ±10%, L= 330mH

The outputs provide an active output zener clamping (40V) feature for the demagnetisation of the relay coil, even though a load dump condition exists. In case of watchdog failure the relay drivers will be switched off and the low side driver control bits are cleared.

- Note: 1 Due to relays bouncing, high dV/dt and/or dl/dt transients may occur on the low side driver outputs. In case high currents are switched (for example window lift motor), due to parasitic capacitive inductive coupling from load side of relays to the relays coils, the Absolute Maximum Ratings of the Low Side driver outputs may be exceeded. In order to avoid this, it is recommended to place a 10nF capacitor at the Rel1, Rel2 outputs to GND.
 - 2 If a hard short circuit to V_{BAT} is possible at the "Low Side Driver" outputs, an RC network is required with $T_{RC} > 1\mu s$, $R \ge 1 \Omega$ (see block diagram, the value is given for an output short circuit of given di/dt = 5A/ μs).

2.14 PWM inputs

The inputs PWM 1,2 can be used to control the output drivers Out1..4 and OUT_HS with a PWM signal. Each PWM input can be mapped individually to each of the above listed outputs according to the SPI settings.




2.15 Operational amplifiers

The operational amplifiers are especially designed to be used for sensing and amplifying the voltage drop across ground connected shunt resistors. Therefore the input common mode range includes - 0.2 ... 3V.

The operational amplifiers are designed for GND + 3V... GND - 0.2V input voltage swing and rail-to-rail output voltage range. All Pins (positive, negative and outputs) are available to be able to operate in non-inverting and inverting mode. Both operational amplifiers are on-chip compensated for stability over the whole operating range within the defined load impedance.





A dedicated built-in switch "Tsw" enables the LIN to act as a master. (see chapter 2.18)

2.16 LIN bus interface

General requirements:

- Speed communication up to 20kbit/s
- LIN 2.0 compliant (SAEJ2602 compatible) transceiver
- Function range from +40V to -18V DC at LIN Pin
- GND disconnection fail safe at module level
- Off mode: does not disturb network
- GND shift operation at system level
- Microcontroller Interface with CMOS compatible I/O pins.
- Pull up resistor internal.
- ESD: immunity against automotive transients per ISO7637 specification (see application note)
- Matched output slopes and propagation delay

In order to further reduce the current consumption in standby mode, the integrated LIN bus interface offers an ultra low current consumption.



2.17 Error handling

The L9952GXP provides the following 3 error handling features which are not described in the LIN Spec. V2.1, but are realized in different stand alone LIN transceivers / micro controllers to switch the application back to normal operation mode.

2.17.1 Dominant TxD time out

If TXI is in dominant state (low) for more than 12ms (typ) the transmitter will be disabled until TXI becomes recessive (high). This feature can be disabled via SPI.

2.17.2 Short to battery time out

If TXI changes to dominant (low) state but RXI signal does not follow within 40μ s, the transmitter will be disabled until TXI becomes recessive (high).

2.17.3 Short to ground mode

A wake up caused by a message on the bus will start the voltage regulator and the micro controller to switch the application back to normal operation mode.

2.18 Wake up (from LIN)

In standby mode the L9952GXP can receive a wake up from LIN bus. For the wake up feature the L9952GXP logic differentiates two different conditions.

2.18.1 Normal wake up

Normal wake up can occur when the LIN transceiver was set in standby mode while LIN was in recessive (high) state. A dominant level at LIN for at least 40μ s, will switch the L9952GXP to active mode.

2.18.2 Wake up from short to GND condition

If the LIN transceiver was set in standby mode while LIN was in dominant (low) state, recessive level at LIN for at least 40us, will switch the L9952GXP to active mode.

2.18.3 RxD pin in V1 standby

In V1 standby condition the RxD is a tristate pin.



2.19 LINPU

The LINPU (LIN pull up) signal is set by L9952GXP logic in order to drive the LIN transceiver in master mode. The master mode is realized by an internal high side switch and an external diode in series with an external 1k resistor. In master mode the high side switch is closed causing an external pull up path in parallel to the internal one (diode & 30k resistor).

HS (high side) characteristics:

- HS does not have an over current protection.
- The HS remains active in standby mode.
- Switch off only in case of over temperature (TSD2 = thermal shutdown #2).
- Typical R_{DSon}, 10 Ω.

The Linpu is activated by default (LIN master mode) and can be switched off with a SPI command (see register 2) to reduce current in case of LIN shorted to ground.

2.20 Serial Peripheral Interface (SPI)

A 24 bit SPI command (2 adresses + 22 data bits) is used for bi-directional communication with the micro controller.

During active mode, the SPI:

1) triggers the watchdog

2) controls the modes and status of all L9952GXP modules (incl. input and output drivers)

3) provides driver output diagnostic

4) provide L9952 diagnostic (incl. over temperature warning, L9952GXP operation status)

Note: During stand-by modes, the SPI is generally deactivated.

The SPI can be driven by a micro controller with its SPI peripheral running in following mode:

CPOL=0 and CPHA=0.

For this mode input data is sampled by the low to high transition of the clock CLK, and output data is changed from the high to low transition of CLK.

This device is not limited to micro controller with a build-in SPI. Only three CMOScompatible output pins and one input pin will be needed to communicate with the device. A fault condition can be detected by setting CSN to low. If CSN = 0, the DO-pin will reflect the global error flag (fault condition) of the device which is a logical -"OR" of all over current, Vsover / under voltage, temperature warning/shutdown and V1 Fail bits. The micro controller can poll the status of the device without the need of a full SPI-communication cycle.

2.20.1 Chip Select Not (CSN)

The input pin is used to select the serial interface of this device. When CSN is high, the output pin (DO) will be in high impedance state. A low signal activates the output driver and a serial communication can be started. The state during CSN = 0 is called a communication frame.



2.20.2 Serial Data In (DI)

The input pin is used to transfer data serial into the device. The data applied to the DI will be sampled at the rising edge of the CLK signal and shifted into an internal 24 bit shift register. At the rising edge of the CSN signal the contents of the shift register will be transferred to Data Input Register. The writing to the selected Data Input Register is only enabled if exactly 24 bits are transmitted within one communication frame (i.e. CSN low). If more or less clock pulses are counted within one frame the complete frame will be ignored. This safety function is implemented to avoid an activation of the output stages by a wrong communication frame.

Note: Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected IC's is recommended.

2.20.3 Serial Data Out (DO)

The data output driver is activated by a logical low level at the CSN input and will go from high impedance to a low or high level depending on the global error flag (fault condition). The first rising edge of the CLK input after a high to low transition of the CSN pin will transfer the content of the selected status register into the data out shift register. Each subsequent falling edge of the CLK will shift the next bit out.

2.20.4 Serial Clock (CLK)

The CLK input is used to synchronize the input and output serial bit streams. The data input (DI) is sampled at the rising edge of the CLK and the data output (DO) will change with the falling edge of the CLK signal. The SPI can be driven with a CLK frequency up to 1MHz.

2.20.5 Data registers

The device has 3 Control registers and 2 Status registers. The first two bits (D22+D23) at the DI-Input are used to select one of the Control registers. All bits are first shifted into an input shift register. After the rising edge of CSN the contents of the input shift register will be written to the selected Control register only if a frame of exact 24 bits is detected. If the Control register 1 is selected for data transfer, the Status register 1 will be transferred to the DO during the current communication frame. For the selection of Control register 0 or Control register 2, the Status register 0 is transferred to DO.



3 Protection and diagnosis

3.1 Power supply fail

Over and under-voltage detection on Vs.

3.1.1 Over voltage

If the supply voltage Vs reaches the over voltage threshold (V_{SOV})

- The outputs HS1..4, OUT_HS, Rel1,2, and LIN are switched to high impedance state (load protection)
- The over voltage bit is set and can be cleared with the clear bit (CR1,CLR)
- Automatic recovery after Vs over-voltage; selectable via SPI (CR2, bit4)

3.1.2 Under voltage

If the supply voltage Vs drops below the under voltage threshold voltage(V_{SUV})

- The outputs HS1..4, OUTHS, Rel1,2, and LIN are switched to high impedance state (load protection)
- The under voltage bit is set
- Automatic recovery after Vs under-voltage; selectable via SPI (CR2, bit4)

3.2 Temperature warning and thermal shutdown

See state chart: " Protection and diagnosis".

3.3 SPI diagnosis

Digital diagnosis features are provided by SPI:

- V1 reset threshold programmable
- Over temperature including pre warning
- Open load separately for each output stage
- Overload status
- Vs-supply over/under voltage
- V1 and V2 fail bit
- Status of the WU1...4, LIN and INH pin
- Cold start bit
- Number of unsuccessful V1 restarts after thermal shutdown
- Number of sequential watchdog failures
- Status of watchdog trigger bit TRIG: (SR1, Bit 16)
- LIN status (short to ground, short to V_{BAT}, dominant TxD)

See the following state chart: "Protection and diagnosis".



57




Figure 8. Protection and diagnosis



3.4 High side driver outputs

The component provides a total of 4 high side outputs Out1...4, (7 Ω typ. @ 25C) to drive e.g. LED' s or hall sensors and 1 high side output OUT_HS with 1 Ω typ. @ 25 C).

The high side outputs are protected against

- Over- and under voltage
- Overload (short circuit)
- Over temperature with pre warning

If the output current exceeds the current shutdown threshold the output transistor is turned off and the corresponding diagnosis bit of the output is set.

The switches are automatically disabled in case of reset condition, Vs-under, Vs-over voltage or thermal shutdown (TSD1&2).

For OUT_HS an auto recovery feature is available in active mode.

If the OUT_HS output current exceeds the current shutdown threshold, the output transistor is turned off and the corresponding diagnosis bit of the output is set.

Via SPI command the auto recovery feature can be enabled in order to restart the driver in case of over current shutdown. This over current recovery feature is intended for loads which have an initial current higher than the over current limit of the output (e.g. Inrush current of cold light bulbs).

The device itself can not distinguish between a real overload and a non linear load like a light bulb. A real overload condition can only be qualified by time. As an example, the micro controller can switch on light bulbs by setting the over current recovery bit for the first 50ms. After clearing the recovery bit, the output will be automatically disabled if the overload condition still exists.

The status of all high side outputs (over-current, open load) can be monitored by SPI interface.

In case of a watchdog failure, the high side drivers are switched off. The control bits are not cleared, i.e. the drivers will go to the previous state once the watchdog failure condition disappears.

ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.

Note: Loss of ground or ground shift with externally grounded loads.

3.5 Low side driver outputs Rel1, Rel2

The outputs provide an active output zener clamping feature for the demagnetisation of the relay coil, even though a load dump condition exists. For safety reasons the relay drivers are linked with the Watchdog: in case of failure, or missing trigger signal the relay drivers will switch off.



4 Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _S	DC supply voltage / "jump start"	-0.3 to +28	V
	Single pulse / t _{max} < 400 ms "transient load dump"	-0.3 to +40	V
V ₁	Stabilized supply voltage, logic supply	-0.3 to +5.25	V
V ₂	Stabilized supply voltage	-0.3 to +28	V
V _{DI} V _{CLK} V _{TXD} V _{CSN} V _{DO} V _{RXD} V _{NRESET} V _{FSO} V _{DIGOUT3,4}	Logic input / output voltage range	-0.3 to V1+0.3	V
V _{INH} V _{PWM1,} V _{PWM2,} V _{REL1,} V _{REL2,}	Wake up input voltage range PWM input voltage range Low side output voltage range	-0.3 to +40	V
V _{OUT14,,} V _{OUTH}	High side output voltage range	-0.3 to V _S + 0.3	V
V _{WU14} ,	Wake up input voltage range	-0.3 to V _S + 0.3	V
V _{OP1+,} V _{OP1-,} V _{OP2+,} V _{OP2-,}	Opamp1 input voltage range Opamp2 input voltage range	-0.3 to V1 + 0.3	V
V _{opout1,} V _{opout2}	Analog Output voltage range	-0.3 to V _S + 0.3	V
V _{LIN,} V _{LINPU}	LIN bus I/O voltage range	-20 to +40	V
I _{Input}	Current injection into Vs related input pins	5	mA

Table 5. Absolute maximum ratings

Note: All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit !



5 ESD protection

Table 6. ESD protection

Parameter	Value	Unit
All pins, except LIN ⁽¹⁾	+/- 2	kV
All output pins ⁽²⁾	+/- 4	kV
LIN ⁽³⁾	+/- 1.5	kV
LIN ⁽⁴⁾	+/- 8	kV
All pins (charge device model)	+/- 500	V
Corner pins (charge device model)	+/- 750	V
All pins ⁽⁵⁾	+/- 200	V

1. HBM (human body model, 100pF, 1.5 k Ω) according to MIL 883C, Method 3015.7 or EIA/JESD22A114-A

2. HBM with all none zapped pins grounded

3. Without external components

4. Acc. DIN EN61000-4-2 (330 Ω , 150pF), with external components:

- Diode, type ESDLIN1524BJ

- SMD Ferrite bead, type TDKMMZ2012Y202B

- Capacitor C=220pF

For detailed information please see EMC report from IBEE Zwickau (available on request)

5. Acc. Machine Model: C=220pF; L=0.75 μ H; R=10 Ω



6 Thermal data

6.1 Operating junction temperature

Table 7.	Operating	junction	temperature
	e per anng	janonon	tomporataro

Item	Symbol	Parameter	Value	Unit
6.1.1	Tj	Operating junction temperature	- 40 to 150	°C
6.1.2	RthjA	Thermal resistance junction- ambient	See Figure 10.	°C/W

6.2 Temperature warning and thermal shutdown

Item	Symbol	Parameter	Parameter		Тур.	Max.	Unit
6.2.1	T _{W ON}	Thermal over temperature warning threshold	T _j ⁽¹⁾	120	130	140	°C
6.2.2	T _{SD1 OFF}	Thermal shutdown junction temperature 1	T _j ⁽¹⁾	130	140	150	°C
6.2.3	T _{SD2OFF}		T _j ⁽¹⁾	140	155	170	°C
6.2.4	T _{SD2 ON}	Thermal shutdown junction temperature 2	Hysteresis		5		°C
6.2.5	T _{SD12hys}		11931616313		5		


Table 8. Temperature warning and thermal shutdown

1. Non-overlapping



6.3 Package and PCB thermal data





Note:

Layout condition of R_{th} and Z_{th} measurements (board finish thickness 1.6 mm +/- 10% board double layer, board dimension 129x60, board Material FR4, Cu thickness 0.070mm (front and back side), thermal vias separation 1.2 mm, thermal via diameter 0.3 mm +/- 0.08 mm, Cu thickness on vias 0.025 mm).






Figure 10. PowerSSO-36 thermal resistance junction ambient Vs. PCB copper area (V1 ON)




Figure 11. PowerSSO-36 thermal impedance junction ambient single pulse (V1 ON)



Equation 1: pulse calculation formula

$$\begin{split} & Z_{TH\delta} \, = \, R_{TH} \cdot \delta + Z_{THtp} (1 - \delta) \\ & \text{where } \delta = t_{\text{P}} / T \end{split}$$




Figure 12. PowerSSO-36 thermal fitting model (V1 ON)

Table 9.Thermal parameters

Area/island (cm ²)	Footprint	2	8
R1 (°C/W)	5		
R2 (°C/W)	18	10	10
R3 (°C/W)	29	22	7,8
R4 (°C/W)	51	29	21
C1 (W.s/°C)	0,0003		
C2 (W.s/°C)	0,35	1	1
C3 (W.s/°C)	1,5	1,3	1,3
C4 (W.s/°C)	5	15	15



7 Electrical characteristics

7.1 Supply and supply monitoring

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.8V \le V1 \le 5.2V$; all outputs open; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.1.1	Vs	Supply voltage range		6	13.5	18	V
7.1.2	V _{SUV}	VS UV-threshold voltage	V _S increasing / decreasing	5.11		5.81	V
7.1.3	V _{hyst_UV}	Undervoltage hysteresis		0.04	0.1	0.15	V
7.1.4	V _{SOV}	VS OV-threshold voltage	V _S increasing / decreasing	18		22	V
7.1.5	V _{hyst_OV}	Overvoltage hysteresis	Hysteresis	0.5	1	1.5	V
7.1.6	I _{V(act)}	Current concumption in active mode	Vs=12V, TxD LIN high, V2 on, Outputs off Iv1=Iv2=0A		2.7	20	mA
7.1.7	I _{V(BAT)}	Current consumption in V _{BAT} - standby mode	V _S =12V, both voltage regulators deactivated, no wake-up request	1	7	10	μA
7.1.8	I _{V(BAT)CS}	Current consumption in V _{BAT} - standby mode	V _S =12V, both voltage regulators deactivated, (cyclic sense)	40	75	100	μA
7.1.9	I _{V(V1)}	Current consumption in V ₁ -standby mode	V1=5V, V _S =12V, Voltage regulator V1 active, without cyclic sense, no wake-up request	10	45	70	μΑ
7.1.10	I _{V(BATWU)}	Current consumption in V _{BAT} -standby mode with a pending wake up request	1.5V <v<sub>WU<(Vs-3V)</v<sub>		220	320	μA
7.1.11	I _{V(V1WU)}	Current consumption in V_1 - standby mode with a pending wake up request	1.5V <v<sub>WU<(Vs-3V)</v<sub>		300	410	μA

Table 10. Supply and supply monitoring



7.2 Oscillator

 $6V \le V_S \le 18V$; all outputs open; $T_i = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

Table 11. Oscillator

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.2.1	F _{CLK}	Oscillation frequency	Vs = 6V18V	0.808	1.01	1.35	MHz

7.3 Power-on reset (Vs)

All outputs open; $T_i = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

Table 12. Power-on Reset (Vs)

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.3.1	V _{THUP_POR}	V _{POR} threshold		2.8	3.45	4.1	V
7.3.2	V _{Hys_POR}	Hysteresis			200		mV

7.4 Voltage regulator V1

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 5.25V \leq V_S \leq 27V; T_j = -40°C...130°C, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.4.1	V1	Output voltage			5.0		V
7.4.2	V1	Output voltage tolerance Active mode	I _{LOAD} = 1mA 100mA, VS = 13.5V			+/- 2	%
7.4.3	\/bo1	Output voltage tolerance	I _{LOAD} = 100mA 250mA, VS = 13.5V			+/- 3	%
7.4.3	4.3 Vhc1 Active mode, high current	I _{LOAD} = 250mA VS = 13.5V, T _j >80°C			+/- 4	%	
7.4.4	VSTB1	Output voltage tolerance in low current mode	$0mA \le I_{LOAD} \le I_{CMP}$ VS = 13.5V			+/- 4	%
7.4.5	VDP1	Drop-out voltage in undervoltage conditions	I_{LOAD} = 50mA, V_{S} = 4.5V I_{LOAD} = 100mA, V_{S} =4.5V		0.2 0.3	0.4 0.5	V V
7.4.6	ICC1	Output current in active mode	Max. continuous load current			250	mA
7.4.7	ICCmax1	Short circuit output current	Current limitation	400	600	950	mA

Table 13. Voltage regulator V1



Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.4.8	Cload1	Load capacitor1	Ceramic ⁽¹⁾	0.22			μF
7.4.9	tTSD	V1 deactivation time after thermal shutdown			1		s
7.4.10	I _{CMP_ris}	Current comp. rising threshold	Rising current	0.9	2.5	4	mA
7.4.11	I _{CMP_fal}	Current comp. falling threshold	Falling current Tj= -40°C130°C Tj= 25°C130°C	0.75 0.85	1.95 1.95		mA
7.4.12	I _{CMP} _hys	Current comp. hysteresis			0.5		mA
7.4.13	V1fail	V1 fail threshold	V1 forced		2		V

Table 13. Voltage regulator V1 (continued)

1. Placement close to the PAD

7.5 Voltage regulator V2

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $5.25V \le V_S \le 27V$; T_j = -40°C...130°C, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.5.1	V ₂	Output voltage			5.0		V
7.5.2	V ₂	Output voltage tolerance Active mode	I _{LOAD} = 1mA 50mA, V _S = 13.5V			+/- 3	%
7.5.3	V _{hc1}	Output voltage tolerance Active mode, high current	I _{LOAD} = 50mA 100mA, V _S = 13,5V			+/- 4	%
7.5.4	V _{STB2}	Output voltage tolerance in low current mode	$I_{LOAD} = 0uA1mA$ $V_S = 13,5V$			+/- 5	%
7.5.5	V _{DP2}	Drop-out voltage	$I_{LOAD} = 25mA,$ $V_{S} = 5 V$ $I_{LOAD} = 50mA,$ $V_{S} = 5 V$		0,3 0.4	0,4 0.7	V V
7.5.6	I _{CC2}	Output current in Active mode	Max. continuous load current			100	mA
7.5.7	I _{CCmax2}	Short circuit output current	Current limitation	200	300	500	mA
7.5.8	Cload	Load capacitor	Ceramic ⁽¹⁾	0.22			μF
7.5.9	V2 _{fail}	V2 fail threshold	V2 forced			2	V

Table 14.Voltage regulator V2

1. Placement close to the PAD



7.6 Reset generator (V1 supervision)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $5.25V < V_S = 18V$; T_j = -40 to 130 °C, unless otherwise specified.

Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.6.1	V _{RT1}	Reset threshold voltage1	V _{S,} V _{V1} inc. / decreasing	4.5	4.63	4.75	V
7.6.2	V _{RT2}	Reset threshold voltage2	V _{S,} V _{V1} inc. / decreasing	4.25	4.37	4.5	V
7.6.3	V _{RESET}	Reset pin low output voltage	V1 > 1V, I _{RESET} = 1mA		0,2	0,4	V
7.6.4	R _{RESET}	Reset pull up int. resistor		60	110	204	kΩ
7.6.5	t _{RR}	Reset reaction time	@lload = 1mA	6		40	μs
7.6.6		V1 under-voltage filter time			16		μs

Table 15.Reset generator

7.7 Watchdog

 $6V < V_S < 18V;$ 4.8V < V1 < 5.2V; T_j = -40 to 130 °C, unless otherwise specified


Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.7.1	t _{LW}	Long open window		48,75	65	81,25	ms
7.7.2	t _{CW}	Closed window		4.5	6	7.5	ms
7.7.3	t _{OW}	Open window		7.5	10	12.5	ms
7.7.4	t _{WDR}	Watchdog reset pulse time		1.5	2	2.5	ms

Table 16. Watchdog ⁽¹⁾

1. See Figure 13.







38/68






Figure 14. Watchdog, closed and open window tolerances and save trigger area

7.8 High side outputs

7.8.1 Output (Out_HS)

The voltages are referred to gnd and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.8V \le V1 \le 5.2V$; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
	R _{DSON}	Static Drain Source	Tj = 25°C	0	1.0	1.5	Ω
7.8.1	OUT_HS	On-resistance to supply (IOUT_HS=150mA)	Tj = 125°C	0	1.6	3	Ω
7.8.2	td _{ONHS}	Switch on delay time	0.2 VS	10	35	60	μs
7.8.3	td _{OFFHS}	Switch off delay time	0.8VS	40	95	150	μs
7.8.4	td _{SDHS}	Short circuit filter time	Tested by scan		64*		
7.0.4	IC SDHS		chain		T _{OSC}		
7.8.5	td _{ARHS}	Auto recovery filter time	Tested by scan		400*		
	AKHS		chain		T _{OSC}		
7.8.6	dVout/dt	Slew rate		0.2	0.5	0.8	V/µs
7.8.7	I _{OSDHS}	Short circuit shutdown current		480	900	1320	mA
7.8.8	I _{OLD}	Open load detection current		40	80	120	mA

Table 17. High side outputs (Out_HS)



7.8.2 Outputs (OUT1...4)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.8V \le V1 \le 5.2V$; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.8.11	R _{DSON}	On – resistance	I _{LOAD} = 60mA @ Tj=+25°C	0	7	12	Ω
7.8.12	I _{OUT}	Short circuit shutdown current	8V < Vs < 16V	140	235	330	mA
7.8.13	I _{OLD1}	Open load detection current 1	Selectable via SPI	0.8	2	4	mA
7.8.14	I _{OLD2}	Open load detection current 2		6	8	13	mA
7.8.15	SR	Slew rate		0.2	0.5	0.8	V/µs
7.8.16	t _{dONHS}	Switch ON delay time	0.2 V _S	10	35	60	μs
7.8.17	t _{dOFFHS}	Switch OFF delay time	0.8 V _S	40	95	150	μs
7.8.18	tSCF	Short circuit filter time	Tested by scan chain		64* T _{OSC}		
7.8.19	I_{FW} ⁽¹⁾	Loss of GND current (ESD structure)		100			mA

 Table 18.
 High side outputs (OUT 1..4)

1. Parameter guaranteed by design

7.9 Relay drivers

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.8V \le V1 \le 5.2V$; $T_j = -40$ to 130 °C, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.9.1	R _{DSON}	DC output resistance	ILOAD = 100mA @ Tj = +25°C	0	2	3	Ω
7.9.2	I _{OUT}	Short circuit shutdown current	8V < Vs < 16V	250	375	500	mA
7.9.3	Vz	Output clamp voltage ⁽¹⁾	I _{LOAD} = 100mA	40		48	V
7.9.4	t _{ONHL}	Turn on delay time to 10% V _{OUT}		5	50	100	μs
7.9.5	t _{OFFLH}	Turn off delay time to 90% V _{OUT}		5	50	100	μs

Table 19.Relay drivers



Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.9.6	t _{SCF}	Short circuit filter time	Tested by scan chain		64* T _{OSC}		
7.9.7	SR	Slew Rate		0.2	2	4	V/µs

Table 19. Relay drivers (continued)

1. The output is capable to switch off relay coils with the impedance of RL=160 $\Omega;$ L = 300mH

(RL=220 Ω ; L= 420mH); at V_S = 40V (Load dump condition)

7.10 Wake up inputs (WU1..WU4)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $T_j = -40$ to 130 °C, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.10.1	V _{WUthp}	Wake-up negative edge threshold voltage		0.4 Vs	0.45 Vs	0.5 Vs	V
7.10.2	V _{WUthn}	Wake-up positive edge threshold voltage		0.5 Vs	0.55 Vs	0.6 Vs	V
7.10.3	V _{HYST}	Hysteresis		0.05 Vs	0.1 Vs	0.15 Vs	V
7.10.4	t _{WU}	Minimum time for wake-up		51	64	77	μs
7.10.5	I _{WU_stdby}	Input current in standby mode	1.5V <v<sub>IN< (Vs-3V)</v<sub>	10	20	30	μA
7.10.6	R _{WU_act}	Input resistor to GND in active mode and in standby mode during wake-up request		100	275	450	kΩ
7.10.7	Nn	Number of samples	During OUT_HS on, cyclic sense mode (100us cyclic HS on time)	2 (at 8			
7.10.8	V _{wuthl}	Pending wake up request low threshold		1.0	1.25	1.5	V
7.10.9	V _{wuthh}	Pending wake up request high threshold		Vs-3	Vs-2.2	Vs-1.4	V

Table 20. Wake up inputs⁽¹⁾(WU1...WU4)

1. Defines whether the inputs W1..4 are configured with current source or current sink in standby mode.



7.11 Wake up input (INH)

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; T_i = -40 to 130 °C, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.11.1	I _{INHth}	Wake-up activate threshold current		30	75	120	μA
7.11.2	I _{INHUth}	Wake-up passive threshold current		30	70	120	μΑ
7.11.3	I _{INHhys}	Wake-up current hysteresis			10	20	μA
7.11.4	t _{WU}	Minimum time for wake-up		51	64	77	μs
7.11.5	Nn	Number of samples	During OUT_HS on, cyclic sense mode (100µs cyclic HS on time)		it 80us 100us)		

Table 21.Wake up input (INH)

7.12 LIN

Compatible to Lin 2.1 for Baud rates up to 20 kBit/s

The voltages are referred to GND and currents are assumed positive, when the current flows into the pin.

 $6V \le V_S \le 18V$; $4.8V \le V1 \le 5.2V$; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

Table 22. LIN receiver

Item	Symbol	Parameter	Test condition	Min.	Turn	Max.	Unit
LIN	Gymbol	LIN receiver	lest condition	IVIIII.	Тур.	Wax.	Unit
7.12.1	V _{TXDLOW}	Input voltage dominant level	Normal mode, V1=5V	1	1.3		V
7.12.2	V _{TXDHIGH}	Input voltage recessive level	Normal mode, V1=5V		2.2	2.5	V
7.12.3	V _{TXDHYS}	V _{TXDHIGH} - V _{TXDLOW}	Normal mode, V1=5V	0.5	0.8		V
7.12.4	I _{TXDPU}	TXD pull up current	Normal and V1-standby mode , V1=5V	-5	-30	-60	μA
7.12.5	I _{TXDPD}	TXD pull-down current	V _{BAT} - standby mode, V _{TXDHIGH} V1=5V	5	30	60	μA
7.12.6	V _{RXDLOW}	Output voltage dominant level	Normal mode, V1=5V, 2mA		0.2	1.5	V

42/68



ltem		Parameter			_		
LIN	Symbol	LIN receiver	Test condition	Min.	Тур.	Max.	Unit
7.12.7	V _{RXDHIGH}	Output voltage recessive level	Normal mode, V1=5V, 2mA	4.5			V
7.12.8	V _{THdom}	Receiver threshold voltage recessive to dominant state		0.4 V _S	0.45 V _S	0.5 V _S	V
7.12.9	V _{THrec}	Receiver threshold voltage dominant to recessive state		0.5 V _S	0.55 V _S	0.6 V _S	V
7.12.10	V _{THhys}	Receiver threshold hysteresis	V _{THrec} - V _{THdom}	0.07 V _S	0.1 V _S	0.175 V _S	V
7.12.11	V _{THcnt}	Receiver tolerance center value	(V _{THrec} + V _{THdom}) / 2	0.475 V _S	0.5 V _S	0.525 V _S	V
7.12.12	V _{THwkup}	Receiver wakeup threshold voltage		1.0	1.5	2	V
7.12.13	V _{THwkdwn}	Receiver wakeup threshold voltage		3.5 Vs	2.5 Vs	1.5 Vs	V
7.12.14	Tbus	Dominant time for wakeup via bus	Sleep mode edge: rez dom.		64		μs

Table 22. LIN receiver (continued)

Table 23.LIN DC parameters

Item	Symbol	Parameter	Test condition	Min.	Tun	Max.	Unit
LIN	Symbol	DC parameters	Test condition	IVIIII.	Тур.		Unit
7.12.15	I _{LINDomSC}	Transmitter input current limit in dominant state	$V_{TxD} = V_{TxDlow}$ $V_{LIN} = Vbatmax = 18V$	40	100	180	mA
7.12.16	I _{bus_PAS_dom}	Input leakage current at the receiver incl. Pull-Up resistor	$\label{eq:VTxD} \begin{split} V_{TxD} &= V_{TxDhigh} \\ V_{LIN} &= 0V, \ V_{BAT} = 12V, \\ Slave \ mode \end{split}$	-1			mA
7.12.17	I _{bus_PAS_drec}	Transmitter input current in recessive state	$V_{TxD} = V_{TxDhigh}$ 8V <v<sub>LIN, V_{BAT}<18V; V_{LIN} \geq V_{BAT}</v<sub>			20	μA
7.12.18	I _{bus_NO_GND}	Input current if loss of GND at Device	GND = Vs, 0V <v<sub>LIN<18V V_{BAT}=12V</v<sub>	-1		1	mA
7.12.19	I _{bus}	Input current if loss of Vbat at device	GND = Vs, 0V <v<sub>LIN<18V</v<sub>			100	μA



Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
LIN		LIN transmitter	rest condition	IVIIII.	тур.	wax.	Unit
7.12.20	V _{LINdom}	LIN voltage level in dominant state	$V_{TxD} = V_{TxDlow}$ $I_{LIN} = 40mA$			1.2	V
7.12.21	V _{LINrec}	LIN voltage level in recessive state	$V_{TxD} = V_{TxDhigh}$ I _{LIN} = 10µA	0.8 Vs			V
7.12.22	R _{LINup}	LIN output pull up resistor	V _{LIN} = 0V	20	40	60	kΩ

Table 24. LIN transmitter (continued)

Table 25. LIN timing

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
item	Symbol	LIN timing	Test condition	IVIIII.	тур.	wax.	Unit
7.12.24	t _{TXpd_sym}	Symmetry of transmitter propagation delay time (rising vs. falling edge)	tTXpd_sym = = tTXpdr – tTXpdf Vs=12V, Rbus Cbus: 1 kΩ, 1 nF	-2.5	-	2.5	μs
7.12.25	^t RXpd	Receiver propagation delay time	tRXpd = = max (tRXpdr tRXpdf) tRXpdf = =t(0.5RXD)-t(0.45 VLin) tRXpdr = =t(0.5RXD)-t(0.55 VLin) Crxd = 20pF Vs = 12V, Rbus Cbus: 1 k\Omega, 1 nF; 660 Ω , 6.8 nF; 500 Ω ,10 nF		-	6	μs
7.12.26	tRXpd_sym	Symmetry of receiver propagation delay time (rising vs. falling edge)	tRXpd_sym = = tRXpdr – tRXpdf	-2	-	2	μs



ltom	Cumhal	Parameter	Test condition	Min	T	Max	11
ltem	Symbol	LIN timing	 Test condition 	Min.	Тур.	Max.	Unit
7.12.27	D1	Duty cycle 1	THRec(max)= $0.744*Vs$ THDom(max)= $0.581*Vs$ Vs= 718V, tbit= 50us, D1=tbus_rec(min)/(2xtbit) Rbus, Cbus: 1 k Ω , 1 nF; 660 Ω , 6.8 nF; 500 Ω , 10 nF	0.396	-		
7.12.28	D2	Duty cycle 2	THRec(min)=0.284*Vs; THDom(min)=0.422*Vs, Vs= 7.618V, tbit= 50μs, D1=tbus_rec(max)/(2xtbit) Rbus, Cbus: 1 kΩ, 1 nF; 660 Ω, 6.8 nF; 500 Ω, 10 nF		-	0.581	
7.12.29	D3	Duty cycle 3	THRec(max)= $0.778*Vs$; THDom(max)= $0.616*V$, Vs= 718V tbit= 96µs, D3 =tbus_rec(min)/(2xtbit) Rbus, Cbus: 1 k Ω , 1 nF; 660 Ω , 6.8 nF; 500 Ω , 10 nF	0.417	-		
7.12.30	D4	Duty cycle 4	THRec(min)= $0.251*Vs$; THDom(min)= $0.389*Vs$, Vs= 7.618V, tbit= 96µs D1=tbus_rec(max)/(2xtbit) Rbus, Cbus: 1 kΩ, 1 nF; 660 Ω, 6.8 nF; 500 Ω,10 nF		-	0.59	

Table 25. LIN timing (continued)

Table 26. LIN DC values

Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
LINPU	Symbol	DC values	Test condition	IVIII.	тур.	wax.	Unit
7.12.31	R _{DSon}	ON resistance			10.5	16	Ω
7.12.32	I _{leak}	Leakage current				1	uA






Figure 15. LIN transmit, receive timing

46/68



7.13 Operational amplifier

The voltages are referred to gnd and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $T_j = -40...130$ °C, unless otherwise specified.

Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.13.1	GBW	GBW product		1	3.5	7.0	MHz
7.13.2	AVOL _{DC}	DC open loop gain		80			dB
7.13.3	PSRR	Power supply rejection	DC, Vin =150 mV	80			dB
7.13.4	V _{off}	Input offset voltage		-5		+5	mV
7.13.5	V _{ICR}	Common mode input range		-0.2	0	3	V
7.13.6	V _{OH}	Output voltage range high	Iload = 1mA to Gnd	0.2 V _S		VS	V
7.13.7	V _{OL}	Output voltage range low	Iload = 1mA to V_S	0		0.2	V
7.13.8	I _{lim+}	Output current limitation +	DC	5	10	20	mA
7.13.9	I _{lim-}	Output current limitation -	DC	-5	-10	-20	mA
7.13.10	SR+	Slew rate positive		1	4	10	V/µs
7.13.11	SR-	Slew rate negative		-1	-4	-10	V/µs

Table 27.Operational amplifier

Note: The operational amplifier is on-chip stabilized for external capacitive loads $C_L \le 25 pF$ (all operating conditions)



7.14 SPI

7.14.1 Input: CSN

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.5V \le V1 \le 5.3V$; all outputs open; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.14.1	V _{CSNLOW}	Input voltage low level	Active mode, V1 = 5V	0.5	1.0	1.6	V
7.14.2	V _{CSNHIGH}	Input voltage high level	Active mode, V1=5V	1	1.75	2.5	V
7.14.3	V _{CSNHYS}	VCSNHIGH - VCSNLOW	Active mode, V1=5V	0.5	1.0	1.5	V
7.14.4	I _{CSNPU}	CSN pull up current	Active mode and V1 Standby mode,V1=5V	-5	-30	-60	μA
7.14.5	I _{CSNPD}	CSN pull-down current	In V _{bat} - standby mode	5	30	60	μA

Table 28. SPI (Input CSN)

7.14.2 Inputs: CLK, DI, PWM 1, PWM 2

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.5V \le V1 \le 5.3V$; all outputs open; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.14.6	t _{set}	Delay time from standby to active mode	Switching from standby to active mode. Time until output drivers are enabled after CSN going to high.		160	300	μs
7.14.7	V _{in L}	Input low level	V1 = 5 V	1.0	2.05	2.5	V
7.14.8	V _{in H}	Input high level	V1 = 5 V	1.5	2.8	3.3	V
7.14.9	V _{in Hyst}	Input hysteresis	V1 = 5 V	0.4	0.75	1.5	V
7.14.10	l _{in}	Pull down current at input	V _{in} = 1.5 V	5	30	60	μA
7.14.11	C _{in} ⁽¹⁾	Input capacitance at input CSN, CLK, DI and PWM _{1,2}	0V < V1 < 5.3V		10	15	pF
7.14.12	f _{CLK}	SPI input frequency at CLK				1	MHz

Table 29. Inputs: CLK, DI, PWM 1, PWM 2

1. Value of input capacity is not measured in production test. Parameter guaranteed by design.



7.14.3 Input PWM 2 Vth for flash mode

The voltages are referred to ground.

 $6V \le V_S \le 18V$; $4.5V \le V1 \le 5.3V$; all outputs open; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

Table 30. Input PWM2 Vth for flash mode

Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.14.13	V _{in L}	Input low level (Vin rising))	V1 = 5 V	6.1	7.25	8.4	V
7.14.14	V _{in H}	Input high level (Vin falling)	V1 = 5 V	7.4	8.4	9.4	V
7.14.15	V _{in Hyst}	Input hysteresis	V1 = 5 V	0.6	0.8	1.0	V

7.14.4 DI timing

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.5V \le V1 \le 5.3V$; all outputs open; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.14.16	t _{CLK}	Clock period	V1 = 5 V	1000	-		ns
7.14.17	t _{CLKH}	Clock high time	V1 = 5 V	400	-		ns
7.14.18	t _{CLKL}	Clock low time	V1 = 5 V	400	-		ns
7.14.19	t _{set CSN}	CSN setup time, CSN low before rising edge of CLK	V1 = 5 V	400	-		ns
7.14.20	t _{set CLK}	CLK setup time, CLK high before rising edge of CSN	V1 = 5 V	400	-		ns
7.14.21	t _{set DI}	DI setup time	V1 = 5 V	200	-		ns
7.14.22	t _{hold DI}	DI hold time	V1 = 5 V	200	-		ns
7.14.23	t _{r_in}	Rise time of input signal DI, CLK, CSN	V1 = 5 V		-	100	ns
7.14.24	t _{f_in}	Fall time of input signal DI, CLK, CSN	V1 = 5 V		-	100	ns

Table 31. DI timing



7.14.5 DO, FSO, Dig_Out3,4

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.5V \le V1 \le 5.3V$; all outputs open; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.14.25	V _{DOL}	Output low level	$V1 = 5 V, I_D = -4mA$			0.5	V
7.14.26	V _{DOH}	Output high level	$V = 5 V, I_D = 4 mA$	4.5			V
7.14.27	I _{DOLK} ⁽¹⁾	Tristate leakage current	V _{CSN} = V1, 0 V < V _{DO} < V1	-10		10	uA
7.14.28	C _{DO}	Tristate input capacitance	V _{CSN} = V1, 0 V < V1 < 5.3 V		10	15	pF

Table 32. DO, FSO, Digout3,4

1. Not valid for FSO

7.14.6 DO timing

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.5V \le V1 \le 5.3V$; all outputs open; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.

Item	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.14.29	^t r DO	DO rise time	C _L = 100 pF, I _{load} = -1 mA	-	50	100	ns
7.14.30	t _{f DO}	DO fall time	$C_L = 100 \text{ pF},$ $I_{\text{load}} = 1 \text{ mA}$	-	50	100	ns
7.14.31	t _{en DO tri L}	DO enable time from tristate to low level	$C_L = 100 \text{ pF},$ $I_{\text{load}} = 1 \text{ mA}$ pull-up load to V1	-	50	250	ns
7.14.32	t _{dis DO L} tri	DO disable time from low level to tristate	$C_L = 100 \text{ pF},$ $I_{\text{load}} = 4 \text{ mA}$ pull-up load to V1	-	50	250	ns
7.14.33	t _{en DO tri H}	DO enable time from tristate to high level	$C_L = 100 \text{ pF},$ $I_{load} = -1 \text{ mA}$ pull- down load to GND	-	50	250	ns
7.14.34	^t dis DO H tri	DO disable time from high level to tristate	$C_L = 100 \text{ pF},$ $I_{load} = -4 \text{ mA}$ pull-down load to GND	-	50	250	ns
7.14.35	t _{d DO}	DO delay time	V _{DO} < 0.3 V1, V _{DO} > 0.7 V1, C _L = 100 pF	-	50	250	ns

Table 33. DO timing




7.14.7 CSN timing

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. $6V \le V_S \le 18V$; $4.5V \le V1 \le 5.3V$; all outputs open; $T_j = -40^{\circ}C...130^{\circ}C$, unless otherwise specified.


Table 34. CSN timing

ltem	Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
7.14.36	t _{CSN_HI,min}	Minimum CSN HI time, active mode	Transfer of SPI- command to input register	6	-	-	μs

Figure 16. SPI - Input timing














Figure 18. SPI - CSN low to high transition







8 SPI control and status registers

8.1 SPI registers

24bit shift register: first 2 bits are address (A1,A0) and 22 bits are data. During power-on reset, all registers are set to zero.

D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 D09 D08 D07 D06 D05 D04 D03 D02 D01 D00 A1 A0 Data Address On5V2 [write] On Signals Control REL OUT OUT OUT HS HS GO GO ON ON REL HS нs HS НS HS HS HS HS HS HS TRIG V20 2 HS1 HS0 41 40 32 31 30 22 21 20 12 11 10 Register 0 vcc V21 HS2 42 V_{BAT} 0 0 Address Time Timer Pullup / down Wakeup Sources OL Wakeup Sources [write] Loop 2 1 Control CLR INT_er T20 T13 T12 T11 T10 L2 L1 L0 U3 U2 U1 U0 W7 W6 W5 W4 W3 W2 W1 WO Register 1 0 1 Address Reset level [write] Input config LIN Openload treshold ТХТ OLT Control LS IC IC IC IC IC IC IC IC LEV LEV OLT OLT OLT LIN O_HS VLOCK RES I_{CMP} TOU ονυν 41 0 REC OUT HS4 HS3 HS2 HS1 Register 2 Slop 40 31 30 21 20 11 10 т 1 0 Address [read] Reserved Wakeup Wakeup input status Openload Overcurrent COLD STAR HS4 HS3 HS2 HS1 Status SHT5 Rel2 Rel1 HS HS4 OC HS3 OC HS2 HS1 HS RES LIN WU4 WU3 WU2 WU1 RES INH Register 0 OC OC OC OC V2 OC OL OL OL OL OL Err Err Address I IN State Reserved Watchdog Reset 5V Restarts State WD WD WD WD VCC₂ TSD TSD Status DOM SHT SHT VCC₁ RES RES TRIG R2 R1 R0 ST1 ST0 тw UV ov Register 1 TXD BAT GND 3 0 Fail Fail 2 2 1 1 Err Frr Address

Table 35. SPI registers

Note: During the shift in of the address bits, (2 clock periods) an internal error bit (Err) is fed to the DO output.

D23,D22 -> error flags (seen from DO)

The error flag is generated by logic OR combination of following error bits:

VCC_Fail1,2; TSD1,2; TW; OV,UW; OC_HS1..4; OC_OUTHS; OC_REL1..2; OC_V2



8.1.1 Control register 0

While writing to the control register 0, the status register 0 can be read at the DO-Output of the SPI.

Table 36. Control register 0

				5\	/2							Dri	ver O	N Sig	nals							
Bit	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	GO V1	GO V _{bat}	TRIG	ON V21	ON V20	REL 2	REL 1	OUT HS2	OUT HS1	OUT HS0	HS 42	HS 41	HS 40	HS 32	HS 31	HS 30	HS 22	HS 21	HS 20	HS 12	HS 11	HS 10

Table 37. Configuration bit HSxx

Na	ame / sta	te	Definition/ function
HSx2	HSx1	HSx0	Defines the output configuration of the High Side Drivers 1-4

Table 38.Configuration bit OUT_HSx

Na	ame / sta	te	Definition/ function
OUT_HS 2	OUT_HS 1	OUT_HS 0	Defines the output configuration of the High Side Driver OUT_HS
0	0	0	Driver is OFF in all modes
0	0	1	Driver is ON in active mode, off in standby mode
0	1	0	Driver is cyclic ON with the timing of Timer 1 in active mode and standby modes
0	1	1	Driver is cyclic ON with the timing of Timer 2 in active mode and standby modes
1	0	0	Driver is controlled by the PWM1 Input
1	0	1	Driver is controlled by the PWM2 Input

Table 39. Configuration bit RELx

Name / state	Definition/ function
RELx	Defines the Output configuration of the low side relay drivers 1/2
0	Driver is OFF in all modes
1	Driver is ON in active mode (off in standby mode)

Table 40. Configuration bit On_V2x

Name / state		Definition/ function
On_V21	On_V20	Defines in which modes the voltage regulator 2 is on
0	0	Voltage regulator 2 is OFF in all modes



Name	/ state	Definition/ function
0	1	Voltage regulator 2 is ON in ACTIVE mode; OFF in V ₁ -standby, V _{Bat} -standby
1	0	Voltage regulator 2 is ON in ACTIVE mode and V_1 standby; OFF in V_{bat} -standby
1	1	Voltage regulator 2 is ON in all modes

 Table 40.
 Configuration bit On_V2x (continued)

Table 41. Configuration bit TRIG, GO_VBAT, GO_V1

TRIG	Trigger bit for watchdog; inverted for each Trigger event invert this bit for a proper watchdog trigger.
GO_VBAT	"1" enters the $V_{\mbox{\scriptsize bat}}\mbox{-}\mbox{standby mode.}$ (dominant mode, if both standby modes are selected)
GO_V1	"1" enters the V ₁ -standby mode.

8.1.2 Control register 1

While writing to the control register 1, the status register 1 can be read at the DO-Output of the SPI.

Table 42. Control register 1

			Cyclic Timer 1/2					Loop			Pull up			Wakeup Sources								
Bit	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	CLR	INT_EN	T20	T13	T12	T11	T10	L2	L1	L0	U3	U2	U1	U0	W7	W6	W5	W4	W3	W2	W1	W0

			Name	/state	1			Definition/function
W7	W6	W5	W4	W3	W2	W1	W0	Disables the corresponding wake up sources
х	х	х	х	х	х	х	1	Input WU1 is disabled as wake up source
х	х	х	х	х	х	1	х	Input WU2 is disabled as wake up source
х	х	х	х	х	1	х	х	Input WU3 is disabled as wake up source
х	х	х	х	1	х	х	х	Input WU4 is disabled as wake up source
x	x	x	1	x	х	x	x	Open load Appearance / Disappearance at OUT1 is disabled as wake up source
x	x	1	x	x	x	x	x	Open load Appearance / Disappearance at OUT2 is disabled as wake up source
x	1	х	x	x	x	x	x	Open load Appearance / Disappearance at OUT3 is disabled as wake up source

56/68



			Name	/state	l			Definition/function
1	x	x	x	x	x	x	x	Open load Appearance / Disappearance at OUT4 is disabled as wake up source
0	0	0	0	0	0	0	0	Default: all wake up sources are enabled

Table 43. Configuration bit Wx (continued)

Table 44.Configuration bit Ux

Name/state			9	Definition/function
U3	U2	U1	U0	Defines whether the Inputs WU14 are configured with current source or current sink in standby mode.
x	x	x	1	Input WU1 configured with a current source in standby mode (R _{WU_act} pulldown resistor in active mode - see <i>Table 20.</i>)
x	x	1	x	Input WU2 configured with a current source in standby mode $(R_{WU_{act}} pulldown resistor in active mode - see Table 20.)$
x	1	x	x	Input WU3 configured with a current source in standby mode (R _{WU_act} pulldown resistor in active mode - see <i>Table 20</i> .)
1	x	x	x	Input WU4 configured with a current source in standby mode (R _{WU_act} pulldown resistor in active mode - see <i>Table 20</i> .)
0	0	0	0	Default: All Inputs configured with a current sink in standby (R _{WU_act} pulldown resistor in active mode - see <i>Table 20.</i>)

Table 45.Configuration bit Lx

N	ame/sta	te	Definition/function				
L2	L1	L0	Defines which signal is looped to the Di (see note)	ig_Out3 and Dig_Out4			
			Dig_Out3	Dig_Out4			
0	0	0	WU3 (default)	WU4 (default)			
0	0	1	HighZ	WU4			
0	1	0	WU3	HighZ			
0	1	1	WU3	Open Load HS2			
1	0	0	Open Load HS1	WU4			
1	0	1	Open Load HS1	Open Load HS2			
1	1	0	Open Load HS1	HighZ			
1	1	1	HighZ	Open Load HS2			



N	ame/sta	te	Definition/function
T12	T11	T10	Defines the period of the cyclic sense Timer 1 which is selectable for Out 14 and Out_HS (see ON signals control register 0)
0	0	0	Period: 0.5 s
0	0	1	Period: 1.0 s
0	1	0	Period: 1.5 s
0	1	1	Period: 2.0 s
1	0	0	Period: 2.5 s
1	0	1	Period: 3.0 s
1	1	0	Period: 3.5 s
1	1	1	Period: 4.0 s
	T13		Defines the ON time for the cyclic sense Timer1
	0		ON time 10 ms
	1		ON time 20 ms
T20			Defines the ON time of the cyclic sense Timer 2 which is selectable for Out 14 and OUTHS (see ON Signals control register 0)
0			Period 50 ms / ON time 100 us
	1		Period 50 ms / ON time 1ms

Table 46.Configuration bit Txx

Table 47.	Configuration bit INT_enable
-----------	------------------------------

Name/state	Definition/function
INT_enable	
0	Interrupt Mode disabled (see Section 2.7)
1	Interrupt Mode enabled
CLR	Clears the contents of status register 0 and 1

Note: In V_{BAT} standby mode, DigOut 3 and DigOut4 are HighZ.



8.1.3 Control register 2

While writing to the control register 2, the status register 0 can be read at the DO-Output of the SPI.

	Input filter configuration									Reset level		LI	N			Open load threshold						
Bit	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	w		w	W	W	W	W	w	W	W	W	W	w	W	W	W	W	W	w	w	W	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	RES	I _{CMP}	LSO VUV	LIN Slope	IC 41	IC 40	IC 31	IC 30	IC 21	IC 20	IC 11	IC 10	LEV 1	LEV 0	TXDT Out	LINP U	O_HS REC	VS Lock Out	OLT HS4	OLT HS3	OLT HS2	OLT HS1

Table 48.Control register 2

Table 49. Configuration bit OLT_HSx, VSLOCK Out, O_HS_REC, LINPU and TXD_TOUT

Name/state	Definition/function
OLT_HSx	Open load threshold for the High Side Drivers Out14 0: lopenload = 2mA; 1: lopenload = 8mA
VSLOCK Out	Automatic recovery after VS Over/Under voltage "0" (default): Vs lockout is disabled, i.e. outputs will automatically recover (according to output settings in CR0) after Vs over / under - voltage conditions has disappeared "1": Vs lockout is enabled, i.e. outputs will remain Off after Vs over / under voltage recovery conditions has disappeared, until the Vs over / under voltage Status Bits (SR1, bit s0,1) are cleared by CLR command (CR1, bit 21).
O_HS_REC	"1" = Recovery mode for OUT_HS Driver.
LINPU	"1" will disable the master pull up LINPU
TXD_TOUT	"1" will disable the dominant TxD time-out for the LIN Interface.

Table 50. Configuration bit LEVx

Name/	state	Definition/function
LEV1	LEV0	Controls the reset level
0	0	Set the reset threshold to 4.65V, typ.
0	1	Set the reset threshold to 4.35V, typ.
1	Х	Reserved (do not use for operation, set LEV1 to "0")



	Name	/state	Definition/function
IC(1	4)1	IC(14)0	Selects the filter configuration for the Wakeup Inputs WU1 to 4
IC11	0	0	Filter with 64 us Filter time (static sense)
IC21	0	1	Enable Filter after 80 us with a Filter time of 16 us (cyclic sensing), timer2
IC31	IC31 1 0		Enable Filter after 800 us with a Filter time of 16 us (cyclic sensing), timer2
IC41	1	1	Enable Filter after 800 us with a Filter time of 16 us (cyclic sensing), timer1

Table 51.Configuration bit ICxx

Table 52. Configuration bit LIN slope, LS_ovuv and ICMP

Name/state	Definition/function
LIN slope	Change LIN slope
0	High slew rate (default)
1	Low slew rate
LS_ovuv	Vs Over / Under voltage shutdown of REL1,2 (low side drivers)
0	Enable (default): REL1,2 turned Off in case of Vs Over/Undervoltage
1	Disable : REL1,2 remain On in case of Vs Over/Undervoltage
I _{CMP}	Current supervision of V1 regulator in V ₁ -standby mode.
0	Enable (default)
1	Disable
RES	Reserved



8.1.4 Status register 0

The contents of the status register 0 can be read implicitly, while accessing the control register 0 or control register 2.

				Wakeup Inputs							Over current										Open load				
Bit	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Name	RES	RES	Cold Start	LIN	INH	WU 4	WU 3	WU 2	WU 1	SHT5V2	REL 20C	REL 10C	HS OC	HS 40C	HS 3OC	HS 2OC	HS 10C	HS O L	HS 4OL	HS 3OL	HS 2OL	HS 10L			

Table 53.Status register 0

Table 54. Configuration bit HSx_OL, HSx_OC and Relx_OC

Name/state	Definition/function
HS14_OL	Open load status from the High Side Driver OUT14.
0	No open load has been detected.
1	Open load has been detected.
HS_OL	Open load status from the High Side Driver OUT_HS
0	No open load has been detected.
1	Open load has been detected.
HS14_OC	Over current status from the High Side Driver OUT14.
0	No over current has been detected.
1	Over current has been detected.
HS_OC	Over current status from the High Side Driver OUT_HS.
0	No over current has been detected.
1	Over current has been detected.
Rel 1,2_OC	Over current status from Relais1,2
0	No over current has been detected.
1	Over current has been detected.

Table 55. Configuration bit SHT5V2, WUx, INH, LIN and Cold Start

Name/state	Definition/function
SHT5V2	V2 short to ground at turn on; condition: V2 < 2V for more than 4ms. "1" = fail
WU4WU1	Status of the corresponding Inputs WU14 (according to filter settings in CR2)



Name/state	Definition/function
INH	Wakeup initiated through INH source
LIN	Wakeup initiated through LIN source
Cold Start	Set to high when the internal Power on Reset occurs. Will be cleared with the first SPI access.

Table 55. Configuration bit SHT5V2, WUx, INH, LIN and Cold Start (continued)

Note: RES = reserved bits.

8.1.5 Status register 1

The contents of the status register 1 can be read implicitly, while accessing the control register 1.

Table 56.Status register 1

	L	LIN state			WD resets				5V restarts			Sta	ate									
Bit	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Access	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Name	RES	RES	DOM TXD	SHT BAT	SHT GND	TRIG	WD 3	WD 2	WD 1	WD 0	R2	R1	R0	ST1	ST0	V2 Fail	V1 Fail	TSD 2	TSD 1	τw	UV	ov

Table 57. Configuration bit OV, UV, TW, TSDx and Vx Fail

Name	Definition, function		
OV	Over voltage failure of Vs.		
UV	Under voltage failure of Vs.		
TW	Temperature Warning: the chip temperature exceeds 130°C		
TSD1	Thermal shutdown #1: The chip temperature exceeds 140°C All Outputs, except the voltage regulator 1 are switched off.		
TSD2	Thermal shutdown #2: The chip temperature exceeds 155°C All Outputs, including the voltage regulator 1 are switched off.		
V1 Fail	The output of Voltage Regulator 1 failed for at least 2µs. Conditions: (V1<2V for >2µs) OR (V1<2V at 4ms after turn-on). '1'= fail		
V2 Fail	The output of Voltage Regulator 2 failed for at least 2µs. Conditions: (V2<2V for >2µs) OR (V2<2V at 4ms after turn-on). '1'= fail		

Table 58.Configuration bit STx

Name		Mode
ST1	ST0	
0	0	Active mode
0	1	V1-standby -> a readout is wake up condition -> active mode -> 00 is read

62/68



Name		me	Mode
1 0		0	VBat-standby, a readout is not possible, as V1 is off
	1	1	Flash Mode

Table 58. Configuration bit STx (continued)

Table 59. Configuration bit Rx, WDx, TRIG, SHT_GND, SHT_BAT and DOM_TXD

Name	Definition, function
R2 R1 R0	Number of unsuccessfully restarts after thermal shutdown
WD3 WD2 WD1 WD0	Number of Watchdog time-outs ⁽¹⁾
TRIG	Status of the Trigger bit from Control Register 0
SHT_GND	LIN Short to ground
SHT_BAT	LIN Short to battery
DOM_TXD	Dominant TXT
RES	Reserved

1. Bits are cleared at every valid WD trigger or when forced sleep mode is entered (after 15 WD failures have been detected)



9 Package and packing information

9.1 ECOPACK[®] packages

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

ECOPACK[®] is an ST trademark.

9.2 PowerSSO-36 package information




Figure 20. PowerSSO-36 package dimensions

Table 00. FOWEI 330-30 mechanical dala	Table 60.	PowerSSO-36 mechanical data	
--	-----------	-----------------------------	--

Symbol	Millimeters			
Symbol	Min.	Тур.	Max.	
A	-	-	2.45	
A2	2.15	-	2.35	
a1	0	-	0.1	
b	0.18	-	0.36	
с	0.23	-	0.32	




		Millimeters	
Symbol	Min.	Тур.	Max.
D	10.10	-	10.50
E	7.4	-	7.6
e	-	0.5	-
e3	-	8.5	-
F	-	2.3	-
G	-	-	0.1
G1	-	-	0.06
н	10.1	-	10.5
h	-	-	0.4
k	0°	-	8°
L	0.55	-	0.85
М	-	4.3	-
N	-	-	10 deg
0	-	1.2	-
Q	-	0.8	-
S	-	2.9	-
Т	-	3.65	-
U	-	1.0	-
Х	4.1	-	4.7
Y	6.5	-	7.1


 Table 60.
 PowerSSO-36 mechanical data (continued)




9.3 PowerSSO-36 packing information

Figure 21. PowerSSO-36 tube shipment (no suffix)









10 Revision history

Table 61.	Document	revision	history
-----------	----------	----------	---------

Date	Revision	Changes	
24-Aug-2007	1	Initial release.	
07-Sep-2007	2	Table 18: High side outputs (OUT 14): modified openload detectioncurrent 1 parameter value (item 7.8.13).Table 20: Wake up inputs(WU1WU4): modified Input current instandby mode test condition (item 7.10.5).Table 22: LIN receiver: modified symmetry of transmitter propagationdelay time parameter value (item 7.12.24).Added Section 9.3: PowerSSO-36 packing information.	
21-Sep-2007	3	$ \begin{array}{l} \hline \textbf{Section 7.2: Oscillator. changed Vs minimum value from 7 to 6 V.} \\ \hline \textbf{Table 10: Supply and supply monitoring:} \\ \hline \textbf{- changed parameter 7.1.10 (I_{V(BATWU)}) max value from 300 to 320 μA} \\ \hline \textbf{- changed parameter 7.1.11 (I_{V(BATWU)}) max value from 380 to 410 μA}. \end{array} $	
Modified Section 2.13Added note to SectionSection Table 48.: Coparameter.Added Section 6.3: PModified Section 7.14		Added Section 6.3: Package and PCB thermal data. Modified Section 7.14.3: Input PWM 2 Vth for flash mode. Table 42: Control register 1: modified "pull down" settings for the wake-	
08-Jul-2009	5	Table 60: PowerSSO-36 mechanical data:- Deleted A (min) value- Changed A (max) value from 2.47 to 2.45- Changed A2 (max) value from 2.40 to 2.35- Changed a1 (max) value from 0.075 to 0.1- Added k row- Changed G (max) value from 0.075 to 0.1	
22-Sep-2013	6	Updated Disclaimer.	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

> ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

68/68

