



BLOCK DIAGRAM




IS61NLP12832B IS61NLP12836B/IS61NVP12836B IS61NLP25618A/IS61NVP25618A





Bottom View 119-Ball, 14 mm x 22 mm BGA 1 mm Ball Pitch, 7 x 17 Ball Array



Bottom View 165-Ball, 13 mm x 15mm BGA 1 mm Ball Pitch, 11 x 15 Ball Array



PIN CONFIGURATION — 128K x 36, 165-Ball PBGA (TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	Α	CE	B₩c	$\overline{\text{BW}}\text{b}$	CE2	CKE	ADV	NC	Α	NC
В	NC	Α	CE2	BWd	BWa	CLK	WE	ŌĒ	NC	Α	NC
С	DQPc	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	DQPb
D	DQc	DQc	VDDQ	V _{DD}	Vss	Vss	Vss	V _{DD}	VDDQ	DQb	DQb
Е	DQc	DQc	VDDQ	V _{DD}	Vss	Vss	Vss	V _{DD}	VDDQ	DQb	DQb
F	DQc	DQc	VDDQ	V _{DD}	Vss	Vss	Vss	V _{DD}	VDDQ	DQb	DQb
G	DQc	DQc	VDDQ	V _{DD}	Vss	Vss	Vss	V _{DD}	VDDQ	DQb	DQb
Н	NC	NC	NC	V _{DD}	Vss	Vss	Vss	V _{DD}	NC	NC	ZZ
J	DQd	DQd	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	DQa
K	DQd	DQd	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	DQa
L	DQd	DQd	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	DQa
М	DQd	DQd	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	DQa	DQa
N	DQPd	NC	VDDQ	Vss	NC	NC	NC	Vss	VDDQ	NC	DQPa
Р	NC	NC	Α	Α	NC	A1*	NC	Α	Α	Α	NC
R	MODE	NC	Α	Α	NC	A0*	NC	Α	А	Α	Α

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

Symbol	Pin Name
Α	Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/ Load
WE	Synchronous Read/Write Control Input
CLK	Synchronous Clock
CKE	Clock Enable
CE, CE2, CE2	Synchronous Chip Enable
BWx (x=a-d)	Synchronous Byte Write Inputs
ŌĒ	Output Enable
ZZ	Power Sleep Mode

MODE	Burst Sequence Selection
VDD	3.3V/2.5V Power Supply
NC	No Connect
DQx	Data Inputs/Outputs
DQPx	Parity Data I/O
VDDQ	Isolated output Power Supply 3.3V/2.5V
Vss	Ground



119-PIN PBGA PACKAGE CONFIGURATION —128K x 36 (TOP VIEW)

	1	2	3	4	5	6	7
Α	VDDQ	Α	Α	NC	Α	Α	VDDQ
В	NC	CE2	Α	ADV	Α	CE2	NC
С	NC	Α	Α	Vdd	Α	Α	NC
D	DQc	DQPc	Vss	NC	Vss	DQPb	DQb
Е	DQc	DQc	Vss	CE	Vss	DQb	DQb
F	VDDQ	DQc	Vss	ŌĒ	Vss	DQb	VDDQ
G	DQc	DQc	BWc	NC	≅₩b	DQb	DQb
Н	DQc	DQc	Vss	WE	Vss	DQb	DQb
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	DQd	DQd	Vss	CLK	Vss	DQa	DQa
L	DQd	DQd	≅Wd	NC	B₩a	DQa	DQa
М	VDDQ	DQd	Vss	CKE	Vss	DQa	VDDQ
N	DQd	DQd	Vss	A1*	Vss	DQa	DQa
Р	DQd	DQPd	Vss	A 0*	Vss	DQPa	DQa
R	NC	Α	MODE	VDD	NC	Α	NC
Т	NC	NC	Α	Α	Α	NC	ZZ
U	VDDQ	NC	NC	NC	NC	NC	VDDQ
	A1 are the two least significant hits/LSB) of the address field and set the internal hurst counter if hurst is a						

Note: A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

Symbol	Pin Name
Α	Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/ Load
WE	Synchronous Read/Write Control Input
CLK	Synchronous Clock
CKE	Clock Enable
CE	Synchronous Chip Select
CE2	Synchronous Chip Select
CE2	Synchronous Chip Select
$\overline{BW}x$ (x=a-d)	Synchronous Byte Write Inputs

Output Enable
Power Sleep Mode
Burst Sequence Selection
Power Supply
Ground
No Connect
Data Inputs/Outputs
Parity Data I/O
Output Power Supply



165-PIN PBGA PACKAGE CONFIGURATION —256K x 18 (TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	Α	CE	$\overline{BW}b$	NC	CE2	CKE	ADV	NC	Α	Α
В	NC	Α	CE2	NC	≅Wa	CLK	WE	ŌĒ	NC	Α	NC
С	NC	NC	Vddq	Vss	Vss	Vss	Vss	Vss	Vddq	NC	DQPa
D	NC	DQb	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	NC	DQa
Ε	NC	DQb	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	NC	DQa
F	NC	DQb	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	NC	DQa
G	NC	DQb	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	NC	DQa
Н	NC	NC	NC	Vdd	Vss	Vss	Vss	VDD	NC	NC	ZZ
J	DQb	NC	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	DQa	NC
K	DQb	NC	VDDQ	VDD	Vss	Vss	Vss	Vdd	VDDQ	DQa	NC
L	DQb	NC	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	DQa	NC
М	DQb	NC	VDDQ	Vdd	Vss	Vss	Vss	Vdd	VDDQ	DQa	NC
N	DQPb	NC	VDDQ	Vss	NC	NC	NC	Vss	VDDQ	NC	NC
Р	NC	NC	Α	Α	NC	A1*	NC	Α	Α	Α	NC
R	MODE	NC	Α	Α	NC	A0*	NC	Α	А	А	Α

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

Symbol	Pin Name
Α	Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/ Load
WE	Synchronous Read/Write Control Input
CLK	Synchronous Clock
CKE	Clock Enable
CE, CE2, CE2	Synchronous Chip Enable
BWx (x=a,b)	Synchronous Byte Write Inputs
ŌĒ	Output Enable
ZZ	Power Sleep Mode

MODE	Burst Sequence Selection
VDD	3.3V/2.5V Power Supply
NC	No Connect
DQx	Data Inputs/Outputs
DQPx	Parity Data I/O
VDDQ	Isolated output Power Supply 3.3V/2.5V
Vss	Ground



119-PIN PBGA PACKAGE CONFIGURATION —256K x 18 (TOP VIEW)

	1	2	3	4	5	6	7
Α	VDDQ	Α	Α	NC	Α	Α	VDDQ
В	NC	CE2	Α	ADV	Α	CE2	NC
С	NC	Α	Α	VDD	Α	Α	NC
D	DQb	NC	Vss	NC	Vss	DQPa	NC
Е	NC	DQb	Vss	CE	Vss	NC	DQa
F	VDDQ	NC	Vss	ŌĒ	Vss	DQa	VDDQ
G	NC	DQb	$\overline{BW}b$	NC	NC	NC	DQa
Н	DQb	NC	Vss	WE	Vss	DQa	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	DQb	Vss	CLK	Vss	NC	DQa
L	DQb	NC	NC	NC	B₩a	DQa	NC
М	VDDQ	DQb	Vss	CKE	Vss	NC	VDDQ
N	DQb	NC	Vss	A1*	Vss	DQa	NC
Р	NC	DQPb	Vss	A o*	Vss	NC	DQa
R	NC	Α	MODE	VDD	NC	Α	NC
Т	NC	Α	Α	NC	Α	Α	ZZ
U	VDDQ	NC	NC	NC	NC	NC	VDDQ
a1∆h	A1 are the two least significant hits(LSR) of the address field and set the internal burst counter if burst is o						


Note: A0 and A1 are the two least significant bits(LSB) of the address field and set the internal burst counter if burst is desired.

Symbol	Pin Name
Α	Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/ Load
WE	Synchronous Read/Write Control Input
CLK	Synchronous Clock
CKE	Clock Enable
CE	Synchronous Chip Select
CE2	Synchronous Chip Select
CE2	Synchronous Chip Select
BWx (x=a,b)	Synchronous Byte Write Inputs

ŌĒ	Output Enable
ZZ	Power Sleep Mode
MODE	Burst Sequence Selection
V _{DD}	Power Supply
_Vss	Ground
NC NC	No Connect
DQa-DQb	Data Inputs/Outputs
DQPa-Pb	Parity Data I/O
V DDQ	Output Power Supply



PIN CONFIGURATION 100-Pin TQFP




A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
Α	Synchronous Address Inputs
CLK	Synchronous Clock
ADV	Synchronous Burst Address Advance
BWa-BWd	Synchronous Byte Write Enable
WE	Write Enable
CKE	Clock Enable
Vss	Ground for Core
NC	Not Connected

$\overline{\text{CE}}$, CE2, $\overline{\text{CE2}}$	Synchronous Chip Enable
ŌĒ	Output Enable
DQa-DQd	Synchronous Data Input/Output
DQPa-DQPd	Parity Data I/O
MODE	Burst Sequence Selection
V _{DD}	+3.3V/2.5V Power Supply
Vss	Ground for output Buffer
VDDQ	Isolated Output Buffer Supply: +3.3V/2.5V
ZZ	Snooze Enable



PIN CONFIGURATION 100-Pin TQFP




A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
Α	Synchronous Address Inputs
CLK	Synchronous Clock
ADV	Synchronous Burst Address Advance
\overline{BW} a- \overline{BW} d	Synchronous Byte Write Enable
WE	Write Enable
CKE	Clock Enable
Vss	Ground for Core
NC	Not Connected

$\overline{\text{CE}}$, CE2, $\overline{\text{CE2}}$	Synchronous Chip Enable
ŌĒ	Output Enable
DQa-DQd	Synchronous Data Input/Output
DQPa-DQPd	Parity Data I/O
MODE	Burst Sequence Selection
VDD	+3.3V/2.5V Power Supply
Vss	Ground for output Buffer
VDDQ	Isolated Output Buffer Supply: +3.3V/2.5V
ZZ	Snooze Enable
	_



STATE DIAGRAM



SYNCHRONOUS TRUTH TABLE(1)

Operation	Address Used	CE	CE2	CE2	ADV	WE	≅Wx	ŌĒ	CKE	CLK
Not Selected	N/A	Н	Х	Х	L	Χ	Х	Χ	L	↑
Not Selected	N/A	Χ	L	Χ	L	Χ	Χ	Χ	L	↑
Not Selected	N/A	Χ	Χ	Н	L	Χ	Χ	Χ	L	↑
Not Selected Continue	N/A	Χ	Х	Х	Н	Χ	Х	Χ	L	↑
Begin Burst Read	External Address	L	Н	L	L	Н	Х	L	L	↑
Continue Burst Read	Next Address	Χ	Х	Х	Н	Χ	Х	L	L	↑
NOP/Dummy Read	External Address	L	Н	L	L	Н	Х	Н	L	↑
Dummy Read	Next Address	Χ	Х	Х	Н	Χ	Х	Н	L	↑
Begin Burst Write	External Address	L	Н	L	L	L	L	Χ	L	↑
Continue Burst Write	Next Address	Χ	Х	Х	Н	Χ	L	Χ	L	↑
NOP/Write Abort	N/A	L	Н	L	L	L	Н	Χ	L	↑
Write Abort	Next Address	Χ	Х	Χ	Н	Χ	Н	Χ	L	↑
Ignore Clock	Current Address	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Н	↑

Notes:

- 1. "X" means don't care.
- 2. The rising edge of clock is symbolized by \(\)
- 3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
- 4. $\overline{\text{WE}}$ = L means Write operation in Write Truth Table.
 - WE = H means Read operation in Write Truth Table.
- 5. Operation finally depends on status of asynchronous pins (ZZ and $\overline{\text{OE}}$).



ASYNCHRONOUS TRUTH TABLE(1)

Operation	ZZ	ŌĒ	I/O STATUS	
Sleep Mode	Н	Χ	High-Z	
Read	L	L	DQ	
	L	Н	High-Z	
Write	L	Χ	Din, High-Z	
Deselected	L	Х	High-Z	

Notes:

- 1. X means "Don't Care".
- 2. For write cycles following read cycles, the output buffers must be disabled with $\overline{\text{OE}}$, otherwise data bus contention will occur.
- 3. Sleep Mode means power Sleep Mode where stand-by current does not depend on cycle time.
- 4. Deselected means power Sleep Mode where stand-by current depends on cycle time.

WRITE TRUTH TABLE (x18)

Operation	WE	BWa	BWb	
READ	Н	Х	Х	
WRITE BYTE a	L	L	Н	
WRITE BYTE b	L	Н	L	
WRITE ALL BYTEs	L	L	L	
WRITE ABORT/NOP	L	Н	Н	

Notes:

- 1. X means "Don't Care".
- 2. All inputs in this table must beet setup and hold time around the rising edge of CLK.



WRITE TRUTH TABLE (x32/x36)

Operation	WE	BWa	BWb	BWc	B₩d	
READ	Н	Х	Х	Х	Х	
WRITE BYTE a	L	L	Н	Н	Н	
WRITE BYTE b	L	Н	L	Н	Н	
WRITE BYTE c	L	Н	Н	L	Н	
WRITE BYTE d	L	Н	Н	Н	L	
WRITE ALL BYTEs	L	L	L	L	L	
WRITE ABORT/NOP	L	Н	Н	Н	Н	

Notes:


- 1. X means "Don't Care".
- 2. All inputs in this table must beet setup and hold time around the rising edge of CLK.

INTERLEAVED BURST ADDRESS TABLE (MODE = VDD or NC)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00



LINEAR BURST ADDRESS TABLE (MODE = Vss)



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
Тѕтс	Storage Temperature	-65 to +150	°C	
Po	Power Dissipation	1.6	W	
Іоит	Output Current (per I/O)	100	mA	
VIN, VOUT	Voltage Relative to Vss for I/O Pins	-0.5 to VDDQ + 0.5	V	
Vin	Voltage Relative to Vss for for Address and Control Inputs	-0.5 to 4.6	V	

Notes:

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
 stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. This device contains circuity to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
- 3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE (IS61NLPx)

Range	Ambient Temperature	V DD	VDDQ
Commercial	0°C to +70°C	$3.3V \pm 5\%$	$3.3V / 2.5V \pm 5\%$
Industrial	-40°C to +85°C	$3.3V \pm 5\%$	$3.3V / 2.5V \pm 5\%$

OPERATING RANGE (IS61NVPx)

Range	Ambient Temperature	V DD	V DDQ	
Commercial	0°C to +70°C	$2.5V \pm 5\%$	$2.5V \pm 5\%$	
Industrial	-40°C to +85°C	2.5V ± 5%	2.5V ± 5%	



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

			;	3.3V	2	2.5V	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Vон	Output HIGH Voltage	IOH = -4.0 mA (3.3V) IOH = -1.0 mA (2.5V)	2.4	_	2.0	_	V
Vol	Output LOW Voltage	IoL = 8.0 mA (3.3V) IoL = 1.0 mA (2.5V)	_	0.4	_	0.4	V
$V_{IH^{(1)}}$	Input HIGH Voltage		2.0	VDD + 0.3	1.7	VDD + 0.3	V
$V_{IL^{(1)}}$	Input LOW Voltage		-0.3	0.8	-0.3	0.7	V
I LI	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{DD}{}^{(1)}$	- 5	5	- 5	5	μA
ILO	Output Leakage Current	$Vss \le Vout \le Vddq, \overline{OE} = Vih$	-5	5	- 5	5	μA

Note:

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

					250 IAX		00 AX	
Symbol	Parameter	Test Conditions	Temp. range	x18	x32/x36	x18	x32/x36	Unit
Icc	AC Operating	Device Selected,	Com.	225	225	200	200	mA
	Supply Current	$\overline{\text{OE}} = \text{V}_{\text{IH}}, \ \text{ZZ} \leq \text{V}_{\text{IL}},$ All Inputs $\leq 0.2 \text{V}$ or $\geq \text{V}_{\text{DD}} - 0.2 \text{V}_{\text{DD}}$ Cycle Time $\geq \text{tkc}$ min.	Ind. 2V,	250	250	210	210	
Isb	Standby Current	Device Deselected,	Com.	90	90	90	90	mA
	TTL Input	$V_{DD} = Max.,$ All Inputs $\leq V_{IL}$ or $\geq V_{IH},$ $ZZ \leq V_{IL}, f = Max.$	Ind.	100	100	100	100	
İsbi	Standby Current	Device Deselected,	Com.	70	70	70	70	mA
	CMOS Input	$V_{DD} = Max.,$	Ind.	75	75	75	75	
	·	$V_{IN} \leq V_{SS} + 0.2V \text{ or } \geq V_{DD} - 0.2V$ $f = 0$	/ typ. ⁽²⁾		40			
ISB2	Sleep Mode	ZZ>VIH	Com.	30	30	30	30	mA
	,		Ind.	35	35	35	35	
			typ. ⁽²⁾		20			

Note:

^{1.} Overshoot: VIH (AC) < VDD + 2.0V (Pulse width less than tkc/2). Undershoot: VIL (AC) > -2V (Pulse width less than tkc/2).

MODE pin has an internal pullup and should be tied to VDD or Vss. It exhibits ±100µA maximum leakage current when tied to ≤ Vss + 0.2V or ≥ VDD − 0.2V.

^{2.} Typical values are measured at $V_{DD} = 3.3V$, $T_A = 25$ °C and not 100% tested.



CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF

- Tested initially and after any design or process changes that may affect these parameters.
 Test conditions: TA = 25°C, f = 1 MHz, VDD = 3.3V.

3.3V I/O ACTEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

3.3V I/O OUTPUT LOAD EQUIVALENT




Figure 1




Figure 2



2.5V I/O ACTEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.25V
Output Load	See Figures 3 and 4

2.5V I/O OUTPUT LOAD EQUIVALENT




Figure 3




Figure 4



READ/WRITE CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-25	60	-200	
Symbol	Parameter	Min.	Max.	Min. Max.	Unit
fmax	Clock Frequency	_	250	— 200	MHz
tĸc	Cycle Time	4.0	_	5 —	ns
tкн	Clock High Time	1.7	_	2 —	ns
tĸL	Clock Low Time	1.7	_	2 —	ns
tkQ	Clock Access Time	_	2.6	— 3.1	ns
tkqx ⁽²⁾	Clock High to Output Invalid	8.0	_	1.5 —	ns
tkqlz ^(2,3)	Clock High to Output Low-Z	8.0	_	1 —	ns
tkqhz ^(2,3)	Clock High to Output High-Z	_	2.6	— 3.0	ns
toeq	Output Enable to Output Valid	_	2.8	— 3.1	ns
toelz(2,3)	Output Enable to Output Low-Z	0	_	0 —	ns
toehz(2,3)	Output Disable to Output High-Z	_	2.6	— 3.0	ns
tas	Address Setup Time	1.2	_	1.4 —	ns
tws	Read/Write Setup Time	1.2	_	1.4 —	ns
tces	Chip Enable Setup Time	1.2	_	1.4 —	ns
tse	Clock Enable Setup Time	1.2	_	1.4 —	ns
tadvs	Address Advance Setup Time	1.2	_	1.4 —	ns
tos	Data Setup Time	1.2	_	1.4 —	ns
tah	Address Hold Time	0.3	_	0.4 —	ns
the	Clock Enable Hold Time	0.3	_	0.4 —	ns
twн	Write Hold Time	0.3	_	0.4 —	ns
tceh	Chip Enable Hold Time	0.3	_	0.4 —	ns
tadvh	Address Advance Hold Time	0.3	_	0.4 —	ns
tDH	Data Hold Time	0.3	_	0.4 —	ns
tpds	ZZ High to Power Down	_	2	— 2	сус
tpus	ZZ Low to Power Down	_	2	— 2	сус


- Configuration signal MODE is static and must not change during normal operation.
 Guaranteed but not 100% tested. This parameter is periodically sampled.
 Tested with load in Figure 2.



SLEEP MODE ELECTRICAL CHARACTERISTICS


Symbol	Parameter	Conditions	Min.	Max.	Unit
ISB2	Current during SLEEP MODE	$ZZ \ge V$ IH		35	mA
tpds	ZZ active to input ignored		2		cycle
tpus	ZZ inactive to input sampled		2		cycle
tzzı	ZZ active to SLEEP current		2		cycle
trzzi	ZZ inactive to exit SLEEP current		0		ns

SLEEP MODE TIMING






READ CYCLE TIMING






WRITE CYCLE TIMING






SINGLE READ/WRITE CYCLE TIMING






CKE OPERATION TIMING





CE OPERATION TIMING





ORDERING INFORMATION (VDD = 3.3V/VDDQ = 2.5V/3.3V)

Commercial Range: 0°C to +70°C

Access Time	Order Part Number	Package	
	128Kx32	-	
250	IS61NLP12832B-250TQ	100 TQFP	
	IS61NLP12832B-250B3	165 PBGA	
	IS61NLP12832B-250B2	119 PBGA	
200	IS61NLP12832B-200TQ	100 TQFP	
	IS61NLP12832B-200B3	165 PBGA	
	IS61NLP12832B-200B2	119 PBGA	
	128Kx36		
250	IS61NLP12836B-250TQ	100 TQFP	
	IS61NLP12836B-250B3	165 PBGA	
	IS61NLP12836B-250B2	119 PBGA	
200	IS61NLP12836B-200TQ	100 TQFP	
	IS61NLP12836B-200B3	165 PBGA	
	IS61NLP12836B-200B2	119 PBGA	
	256Kx18		
250	IS61NLP25618A-250TQ	100 TQFP	
	IS61NLP25618A-250B3	165 PBGA	
	IS61NLP25618A-250B2	119 PBGA	
200	IS61NLP25618A-200TQ	100 TQFP	
	IS61NLP25618A-200B3	165 PBGA	
	IS61NLP25618A-200B2	119 PBGA	



ORDERING INFORMATION (VDD = 3.3V/VDDQ = 2.5V/3.3V)

Industrial Range: -40°C to +85°C

Access Time	Order Part Number	Package
	128Kx32	
250	IS61NLP12832B-250TQI	100 TQFP
	IS61NLP12832B-250B3I	165 PBGA
	IS61NLP12832B-250B2I	119 PBGA
200	IS61NLP12832B-200TQI	100 TQFP
	IS61NLP12832B-200TQLI	100 TQFP, Lead-free
	IS61NLP12832B-200B3I	165 PBGA
	IS61NLP12832B-200B2I	119 PBGA
	128Kx36	
250	IS61NLP12836B-250TQI	100 TQFP
	IS61NLP12836B-250B3I	165 PBGA
	IS61NLP12836B-250B2I	119 PBGA
200	IS61NLP12836B-200TQI	100 TQFP
	IS61NLP12836B-200TQLI	100 TQFP, Lead-free
	IS61NLP12836B-200B3I	165 PBGA
	IS61NLP12836B-200B2I	119 PBGA
	IS61NLP12836B-200B2LI	119 PBGA, Lead-free
	256Kx18	
250	IS61NLP25618A-250TQI	100 TQFP
	IS61NLP25618A-250B3I	165 PBGA
	IS61NLP25618A-250B2I	119 PBGA
200	IS61NLP25618A-200TQI	100 TQFP
	IS61NLP25618A-200TQLI	100 TQFP, Lead-free
	IS61NLP25618A-200B3I	165 PBGA
	IS61NLP25618A-200B3LI	165 PBGA, Lead-free
	IS61NLP25618A-200B2I	119 PBGA



ORDERING INFORMATION (VDD = 2.5V/VDDQ = 2.5V)

Commercial Range: 0°C to +70°C

Access Time	Order Part Number	Package	
	128Kx36		
250	IS61NVP12836B-250TQ	100 TQFP	
	IS61NVP12836B-250B3 IS61NVP12836B-250B2	165 PBGA 119 PBGA	
200	IS61NVP12836B-200TQ	100 TQFP	
	IS61NVP12836B-200B3 IS61NVP12836B-200B2	165 PBGA 119 PBGA	
	256Kx18		
250	IS61NVP25618A-250TQ	100 TQFP	
	IS61NVP25618A-250B3 IS61NVP25618A-250B2	165 PBGA 119 PBGA	
200	IS61NVP25618A-200TQ	100 TQFP	
	IS61NVP25618A-200B3 IS61NVP25618A-200B2	165 PBGA 119 PBGA	


Industrial Range: -40°C to +85°C

Access Time	Order Part Number	Package	
	128Kx36		
250	IS61NVP12836B-250TQI	100 TQFP	
	IS61NVP12836B-250B3I	165 PBGA	
	IS61NVP12836B-250B2I	119 PBGA	
200	IS61NVP12836B-200TQI	100 TQFP	
	IS61NVP12836B-200B3I	165 PBGA	
	IS61NVP12836B-200B2I	119 PBGA	
	256Kx18		
250	IS61NVP25618A-250TQI	100 TQFP	
	IS61NVP25618A-250B3I	165 PBGA	
	IS61NVP25618A-250B2I	119 PBGA	
200	IS61NVP25618A-200TQI	100 TQFP	
	IS61NVP25618A-200B3I	165 PBGA	
	IS61NVP25618A-200B2I	119 PBGA	

PACKAGING INFORMATION



Plastic Ball Grid Array Package Code: B (119-pin)



	MILLIM	MILLIMETERS		HES	
Sym.	Min.	Max.	Min.	Max.	
N0. Leads	1	19			
A	_	2.41	_	0.095	
A1	0.50	0.70	0.020	0.028	
A2	0.80	1.00	0.032	0.039	
A3	1.30	1.70	0.051	0.067	
A4	0.56	BSC	0.022	BSC	
b	0.60	0.90	0.024	0.035	
D	21.80	22.20	0.858	0.874	
D1	20.32	BSC	0.800	BSC	
D2	19.40	19.60	0.764	0.772	
E	13.80	14.20	0.543	0.559	
E1	7.62	BSC	0.300 BSC		
E2	11.90	12.10	0.469	0.476	
е	1.27	BSC	0.050	BSC	

Notes:

- 1. Controlling dimension: millimeters, unless otherwise specified.
- 2. BSC=Basiclead spacing between centers.
- 3. Dimensions D1 and Edo not include mold flash protrusion and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.


Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION



Ball Grid Array

Package Code: B (165-pin)



INCHES

BGA - 13mm x 15mm

MILLIMETERS

Sym.	Min.	Nom.	Max.	Min.	Nom.	Max.			
N0. Leads		165			165				
Α	_	_	1.20	_	_	0.047			
A1	0.25	0.33	0.40	0.010	0.013	0.016			
A2	_	0.79	_	_	0.031	_			
D	14.90	15.00	15.10	0.587	0.591	0.594			
D1	13.90	14.00	14.10	0.547	0.551	0.555			
E	12.90	13.00	13.10	0.508	0.512	0.516			
E1	9.90	10.00	10.10	0.390	0.394	0.398			
е	_	1.00	_	_	0.039	_			
b	0.40	0.45	0.50	0.016	0.018	0.020			

Notes:

1. Controlling dimensions are in millimeters.


Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION



TQFP (Thin Quad Flat Pack Package)

Package Code: TQ



Thin Quad Flat Pack (TQ)												
	Millimeters		Inch	Inches		Millimeters		Inches				
Symbol	Min	Max	Min	Max		Min	Max	Min	Max			
Ref. Std.												
No. Lead	ls (N)		100				1	28				
Α	_	1.60	_	0.063		_	1.60	_	0.063			
A1	0.05	0.15	0.002	0.006		0.05	0.15	0.002	0.006			
A2	1.35	1.45	0.053	0.057		1.35	1.45	0.053	0.057			
b	0.22	0.38	0.009	0.015		0.17	0.27	0.007	0.011			
D	21.90	22.10	0.862	0.870		21.80	22.20	0.858	0.874			
D1	19.90	20.10	0.783	0.791		19.90	20.10	0.783	0.791			
E	15.90	16.10	0.626	0.634		15.80	16.20	0.622	0.638			
E1	13.90	14.10	0.547	0.555		13.90	14.10	0.547	0.555			
е	0.65 BSC		0.026 BSC			0.50 BSC		0.020 BSC				
L	0.45	0.75	0.018	0.030		0.45	0.75	0.018	0.030			
L1	1.00 REF.		0.039 REF.			1.00 REF.		0.039 REF.				
С	0°	7°	0°	7°		0°	7°	0°	7°			

Notes:

- All dimensioning and tolerancing conforms to ANSI Y14.5M-1982.
- Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 do include mold mismatch and are determined at datum plane -H-.
- 3. Controlling dimension: millimeters.

Integrated Silicon Solution, Inc. — 1-800-379-4774

PK13197LQ Rev. D 05/08/03