

THERMAL RESISTANCE RAT	INGS				
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	-	110	
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	-	50	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	-	3.0	

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		·					
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	100	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	e to 25 °C, I _D = 1 mA	-	0.13	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	- V _{GS} , I _D = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 20 V	-	-	± 100	nA
	_	V _{DS} =	V _{DS} = 100 V, V _{GS} = 0 V		-	25	
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 80 V	, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 4.6 A ^b	-	-	0.27	Ω
Forward Transconductance	9 _{fs}	V _{DS} :	= 50 V, I _D = 4.6 A	1.6	-	-	S
Dynamic				•	•	•	
Input Capacitance	Ciss		$V_{GS} = 0 V,$	-	360	-	
Output Capacitance	C _{oss}		$V_{GS} = 0 V,$ $V_{DS} = 25 V,$		150	-	pF
Reverse Transfer Capacitance	C _{rss}	f = 1.	0 MHz, see fig. 5	-	34	-	1
Total Gate Charge	Qg			-	-	16	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$V_{GS} = 10 V$ $I_D = 9.2 A, V_{DS} = 80 V,$ see fig. 6 and 13 ^b		-	4.4	nC
Gate-Drain Charge	Q _{gd}			-	-	7.7	1
Turn-On Delay Time	t _{d(on)}			-	6.8	-	
Rise Time	t _r	$V_{DD} = 50 \text{ V}, \text{ I}_D = 9.2 \text{ A}, \\ \text{R}_g = 18 \ \Omega, \text{ R}_D = 5.2 \ \Omega, \text{ see fig. } 10^{\text{b}}$		-	27	-	- ns
Turn-Off Delay Time	t _{d(off)}			-	18	-	
Fall Time	t _f			-	17	-	1
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	- nH
Internal Source Inductance	L _S			-	7.5	-	
Drain-Source Body Diode Characteristic	S						
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the		-	-	7.7	А
Pulsed Diode Forward Current ^a	I _{SM}	integral reverse p - n junction diode		-	-	31	
Body Diode Voltage	V_{SD}	T _J = 25 °C	, $I_{\rm S}$ = 7.7 A, $V_{\rm GS}$ = 0 V ^b	-	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _ 25 °C	- 0.2 A dl/dt - 100 A/	-	130	260	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$J = 25 \text{ C}, I_{\text{F}}$	= 9.2 A, dl/dt = 100 A/µs ^b	-	0.65	1.3	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	-on is dor	ninated b	y Ls and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, $T_C = 25 \ ^{\circ}C$




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 4 - Normalized On-Resistance vs. Temperature

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT



Vishay Siliconix




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

4
For technical questions, contact: <u>hvm@vishay.com</u>

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT



Vishay Siliconix




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform




Fig. 13b - Gate Charge Test Circuit

6 For technical questions, contact: <u>hvm@vishay.com</u> Document Number: 91266


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit



Note

a. V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91266.

S13-0171-Rev. C, 04-Feb-13	7	Document Number: 91266
	For technical questions, contact: <u>hvm@vishay.com</u>	


THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>







TO-252AA Case Outline

VERSION 1: FACILITY CODE = Y







	MILLIMETERS			
DIM.	MIN.	MAX.		
А	2.18	2.38		
A1	-	0.127		
b	0.64	0.88		
b2	0.76	1.14		
b3	4.95	5.46		
С	0.46	0.61		
C2	0.46	0.89		
D	5.97	6.22		
D1	4.10	-		
E	6.35	6.73		
E1	4.32	-		
Н	9.40	10.41		
е	2.28 BSC			
e1	4.56 BSC			
L	1.40	1.78		
L3	0.89	1.27		
L4	-	1.02		
L5	1.01	1.52		

Note

• Dimension L3 is for reference only



VERSION 2: FACILITY CODE = N



	MILLIMETERS				
DIM.	MIN.	MAX.			
А	2.18	2.39			
A1	-	0.13			
b	0.65	0.89			
b1	0.64	0.79			
b2	0.76	1.13			
b3	4.95	5.46			
с	0.46	0.61			
c1	0.41	0.56			
c2	0.46	0.60			
D	5.97	6.22			
D1	5.21	-			
E	6.35	6.73			
E1	4.32	-			
e	2.29	BSC			
Н	9.94	10.34			

	MILLIMETERS				
DIM.	MIN.	MAX.			
L	1.50	1.78			
L1	2.74	ref.			
L2	0.51 BSC				
L3	0.89	1.27			
L4	-	1.02			
L5	1.14	1.49			
L6	0.65	0.85			
θ	0°	10°			
θ1	0°	15°			
θ2	25°	35°			

Notes

Dimensioning and tolerance confirm to ASME Y14.5M-1994

All dimensions are in millimeters. Angles are in degrees

Heat sink side flash is max. 0.8 mm

Radius on terminal is optional •


ECN: E19-0649-Rev. Q, 16-Dec-2019 DWG: 5347

Revision: 16-Dec-2019

2



TO-251AA (HIGH VOLTAGE)



	MILLIMETERS		INCHES			MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.	DIM.	MIN.	MAX.	MIN.	
А	2.18	2.39	0.086	0.094	D1	5.21	-	0.205	
A1	0.89	1.14	0.035	0.045	E	6.35	6.73	0.250	
b	0.64	0.89	0.025	0.035	E1	4.32	-	0.170	
b1	0.65	0.79	0.026	0.031	е	2.29 BSC		2.29 BSC	
b2	0.76	1.14	0.030	0.045	L	8.89	9.65	0.350	
b3	0.76	1.04	0.030	0.041	L1	1.91	2.29	0.075	
b4	4.95	5.46	0.195	0.215	L2	0.89	1.27	0.035	
С	0.46	0.61	0.018	0.024	L3	1.14	1.52	0.045	
c1	0.41	0.56	0.016	0.022	θ1	0'	15'	0'	
c2	0.46	0.86	0.018	0.034	θ2	25'	35'	25'	
D	5.97	6.22	0.235	0.245		•	•	•	•

Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension are shown in inches and millimeters.
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.13 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body.
- 4. Thermal pad contour optional with dimensions b4, L2, E1 and D1.
- 5. Lead dimension uncontrolled in L3.
- 6. Dimension b1, b3 and c1 apply to base metal only.
- 7. Outline conforms to JEDEC outline TO-251AA.



RECOMMENDED MINIMUM PADS FOR DPAK (TO-252)



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.