

#### **Functional Block Diagram**



### **Typical Application Circuit**



<sup>© 2018</sup> Microchip Technology Inc.

## 1.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings†

Power Supply Reference, $V_{SS}$ -0.5V toPositive Logic Supply, $V_{LL}$ -0.5V to +Positive Logic and Level Translator Supply, $V_{DD}$ -0.5V to +Positive Floating Gate Drive Supply, $V_{PP}$ - $V_{PF}$ -0.5V to +Negative Floating Gate Drive Supply, $V_{NF}$ - $V_{NN}$ -0.5V to +Differential High-Voltage Supply, $V_{PP}$ - $V_{NN}$ -0.5V to +High-Voltage Positive Supply, $V_{PP}$ -0.5V to +Overtemperature Protection Output, OTP0.5V to -Overtemperature Protection Output, OTP0.5V to -All Logic Input PIN <sub>X</sub> , NIN <sub>X</sub> and EN Voltages-0.5V to +Substrate to $V_{SS}$ Voltage Difference, $V_{SUB}$ - $V_{SS}$ +1Substrate to TXP <sub>X</sub> Voltage Difference, $V_{SUB}$ -TXP <sub>X</sub> +1	14V 14V 14V 70V 85V 85V +7V 70V 70V 70V
V <sub>PP</sub> to TXP <sub>X</sub> Voltage Difference, V <sub>PP</sub> -TXP <sub>X</sub> +1	70V 70V 70V 25°C 50°C

**† Notice:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Devices are ESD sensitive. Handling precautions are recommended.

# OPERATING SUPPLY VOLTAGES AND CURRENT (FOUR ACTIVE CHANNELS)

**Electrical Specifications:**  $V_{SS} = 0V$ ,  $V_{LL} = +3.3V$ ,  $V_{DD} = +9V$ ,  $V_{PP} - V_{PF} = +9V$ ,  $V_{NN} - V_{NF} = -9V$ ,  $V_{PP} = +75V$ ,  $V_{NN} = -75V$ ,  $T_A = 25^{\circ}C$  unless otherwise specified.

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions	
Logic Voltage Reference	V <sub>LL</sub>	1.2	1.8 to 3.3	5	V		
Internal Voltage Supply	V <sub>DD</sub>	8	9	12	V		
Positive Gate Driver Supply	V <sub>PF</sub>	(V <sub>PP</sub> –12)	(V <sub>PP</sub> –9)	(VPP-8)	V	Floating driver voltage	
Negative Gate Drive Supply	V <sub>NF</sub>	(V <sub>NN</sub> +8)	(V <sub>NN</sub> +9)	(V <sub>NN</sub> +12)	V	supplies	
IC Substrate Voltage	V <sub>SUB</sub>	V <sub>DD</sub>	V <sub>PP</sub>	+75	V	Must be the most positive potential of the IC	
Positive High-Voltage Supply	V <sub>PP</sub>	0	_	+75	V		
Negative High-Voltage Supply	V <sub>NN</sub>	-75	-	0	V		
Slew Rate Limit of $V_{PP}$ , $V_{NN}$	SR <sub>MAX</sub>	_	_	25	V/µs	Built-in slew rate detection protection (Note 1)	
V <sub>LL</sub> Current EN = Low	ILL	—	35	120	μA		
V <sub>DD</sub> Current EN = Low	I <sub>DDQ</sub>	—	15	_	μA		
V <sub>DD</sub> Current EN = High	IDDEN	—	0.75	2	mA	f = 0 MHz	
V <sub>DD</sub> Current MODE = 4	IDDEN	_	0.75		mA	f = 5 MHz, continuous,	
V <sub>DD</sub> Current MODE = 1	IDDENCW	—	2	—	mA	no load	
V <sub>PP</sub> Current EN = Low	I <sub>PPQ</sub>	_	10	25	μA	f = 0 MHz	

Note 1: Design guidance only

## OPERATING SUPPLY VOLTAGES AND CURRENT (FOUR ACTIVE CHANNELS) (CONTINUED)

**Electrical Specifications:**  $V_{SS} = 0V$ ,  $V_{LL} = +3.3V$ ,  $V_{DD} = +9V$ ,  $V_{PP} - V_{PF} = +9V$ ,  $V_{NN} - V_{NF} = -9V$ ,  $V_{PP} = +75V$ ,  $V_{NN} = -75V$ ,  $T_A = 25^{\circ}C$  unless otherwise specified.

$V_{NN} = -75V$ , $T_A = 25^{\circ}C$ unless otherwise specified.									
Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions			
V <sub>PP</sub> Current MODE = 4	I <sub>PPEN</sub>	—	250	_	mA	f = 5 MHz, continuous			
V <sub>PP</sub> Current MODE = 1	I <sub>PPENCW</sub>		170		mA	no load			
V <sub>NN</sub> Current EN = Low	I <sub>NNQ</sub>	-	15	30	μA	f = 0 MHz			
V <sub>NN</sub> Current MODE = 4	I <sub>NNEN</sub>	_	250	_	mA	f = 5 MHz, continuous, No load			
V <sub>NN</sub> Current MODE = 1	INNENCW	-	170	-	mA				
V <sub>PF</sub> Current EN = Low	I <sub>PFQ</sub>		10	25	μA	f = 0 MHz			
V <sub>PF</sub> Current MODE = 4	I <sub>PFEN</sub>		50		mA	f = 5 MHz, continuous,			
V <sub>PF</sub> Current MODE = 1	I <sub>PFENCW</sub>	_	12	_	mA	No load			
V <sub>NF</sub> Current EN = Low	I <sub>NFQ</sub>	_	20	30	μA	f = 0 MHz			
V <sub>NF</sub> Current MODE = 4	I <sub>NFEN</sub>	_	25	_	mA	f = 5 MHz, continuous,			
V <sub>NF</sub> Current MODE = 1	INFENCW	_	12	_	mA	No load			

**Note 1:** Design guidance only

#### UNDERVOLTAGE AND OVERTEMPERATURE PROTECTION

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Open Drain Pull-Up Voltage	V <sub>PULL_UP</sub>	—	_	5	V	
V <sub>DD</sub> Threshold	V <sub>UVDD</sub>	3.5	—	6.5	V	
V <sub>LL</sub> Threshold	V <sub>UVLL</sub>	0.7	—	1	V	
V <sub>PF</sub> , V <sub>NF</sub> Threshold	V <sub>UVVF</sub>	3.5	_	6.5	V	
OTP Flag Output Low Voltage	V <sub>OL_OTP</sub>	_	—	1	V	V <sub>LL</sub> = 3.3V, OTP = Active, I <sub>PULL_UP</sub> = 1 mA
Maximum Open-Drain Output Current	I <sub>OTP</sub>	_	1	_	mA	
Overtemperature Threshold	T <sub>OTP</sub>	95	110	125		If overtemperature occurred,
OTP Output Reset Hysteresis	T <sub>HYS</sub>	—	7	_	°C	OTP low and all TX outputs will be High-Z.

### DC ELECTRICAL CHARACTERISTICS

**Electrical Specifications**:  $V_{SS} = 0V$ ,  $V_{LL} = +3.3V$ ,  $V_{DD} = +9V$ ,  $V_{PP}-V_{PF} = +9V$ ,  $V_{NN}-V_{NF} = -9V$ ,  $V_{PP} = +75V$ ,  $V_{NN} = -75V$ ,  $T_A = 25^{\circ}C$  unless otherwise specified.

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions			
P-CHANNEL MOSFET OUTPUT, TXP1-4 (MC [1:0] = 11b)									
Output Saturation Current	I <sub>OUT</sub>	1.25	1.8	—	Α				
Channel Resistance	R <sub>ON</sub>	—	8	—	Ω	I <sub>SD</sub> = 100 mA			
Output Capacitance	C <sub>OSS</sub>	—	100	—	pF	V <sub>DS</sub> = 25V, f = 1 MHz ( <b>Note 1</b> )			
N-CHANNEL MOSFET OUTP	UT, TXN1-4	4 (MC [1:0]	= 11b)						
Output Saturation Current	I <sub>OUT</sub>	1.25	1.8	—	Α				
Channel Resistance	R <sub>ON</sub>	—	7.5	—	Ω	I <sub>SD</sub> = 100 mA			
Output Capacitance	C <sub>OSS</sub>	—	40	—	pF	V <sub>DS</sub> = 25V, f = 1 MHz ( <b>Note 1</b> )			
MOSFET DRAIN BLEED RESISTOR									

Note 1: Design guidance only

## DC ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical Specifications**:  $V_{SS} = 0V$ ,  $V_{LL} = +3.3V$ ,  $V_{DD} = +9V$ ,  $V_{PP}-V_{PF} = +9V$ ,  $V_{NN}-V_{NF} = -9V$ ,  $V_{PP} = +75V$ ,  $V_{NN} = -75V$ ,  $T_A = 25^{\circ}C$  unless otherwise specified.

$v_{\rm NN} = 70$ v, $r_{\rm A} = 20$ 0 uncos	$v_{NN} = -75v_1 r_A = 25$ o unicos ourcewise specified.								
Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions			
Output Bleed Resistance	R <sub>P/N1~4</sub>	10	15	30	kΩ				
Bleed Resistors Power Limit	P <sub>RO</sub>	—	_	40	mW	Note 1			
LOGIC INPUT									
Input Logic High Voltage	V <sub>IH</sub>	(V <sub>LL</sub> -0.4)	_	V <sub>LL</sub>	V				
Input Logic Low Voltage	V <sub>IL</sub>	0	_	0.4	V				
Input Logic High Current	I <sub>IH</sub>	—	—	10	μA				
Input Logic Low Current	۱ <sub>IL</sub>	-10	_	—	μA				
Input Logic Capacitance	C <sub>IN</sub>	—	_	5	pF	Note 1			

Note 1: Design guidance only

### **AC ELECTRICAL CHARACTERISTICS**


**Electrical Specifications**:  $V_{SS} = 0V$ ,  $V_{LL} = +3.3V$ ,  $V_{DD} = +9V$ ,  $V_{PP}-V_{PF} = +9V$ ,  $V_{NN}-V_{NF} = -9V$ ,  $V_{PP} = +75V$ ,  $V_{NN} = -75V$ ,  $T_A = 25^{\circ}C$  unless otherwise specified.

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions
Output Rise Time	t <sub>r</sub>	_	35	_	ns	
Output Fall Time	t <sub>f</sub>	_	43	_	ns	330 pF//2.5 kΩ load
Output Frequency Range	f <sub>OUT</sub>	_	_	20	MHz	100Ω resistor load
Second Harmonic Distortion	HD2		-40		dB	100 $\Omega$ resistor load (Note 1)
Enable Time	t <sub>EN</sub>	_	180	500	μs	100Ω resistor load
Disable Time	t <sub>DIS</sub>	_	2.8	10	μs	100Ω resistor load
Delay Time on Inputs Rise	t <sub>dr</sub>	_	18	_	ns	3.9Ω resistor load
Delay Time on Inputs Fall	t <sub>df</sub>	_	18	_	ns	(See Timing Waveforms.)
Delay Time Matching	$\Delta t_{DELAY}$	_	±2	_	ns	P to N, channel to channel
Delay on Mode Change	t <sub>dm</sub>		2.5	10	μs	100Ω resistor load
Delay Jitter on Rise or Fall	tj	_	15		ps	$V_{PP}/V_{NN}$ = ±25V, input t <sub>r</sub> 50% to HV <sub>OUT</sub> t <sub>r</sub> or t <sub>f</sub> 50%, with 330 pF//2.5 kΩ load (Note 1)

**Note 1:** Design guidance only

#### **TEMPERATURE SPECIFICATIONS**

Parameter	Sym.	Min.	Тур.	Max.	Unit	Conditions			
TEMPERATURE RANGE	TEMPERATURE RANGE								
Operating Junction Temperature	Т <sub>Ј</sub>	-40	—	+125	°C				
Storage Temperature	Τ <sub>S</sub>	-65	—	+150	°C				
PACKAGE THERMAL RESIST	PACKAGE THERMAL RESISTANCE								
48-lead VQFN	$\theta_{JA}$	_	18	_	°C/W				
48-lead VQFN (Junction to Thermal Pad)	$\theta_{\text{JC}}$	—	2	_	°C/W				



<sup>© 2018</sup> Microchip Technology Inc.

## 2.0 PIN DESCRIPTION

The details on the pins of HV748 are listed in Table 2-1. Refer to **Package Type** for the location of pins.

IABLE 2-1:							
Pin Number	Pin Name	Description					
1	VDD	Positive internal voltage supply (+9V)					
2	VSS	Power supply return (0V)					
3	PIN1	Input logic control of high-voltage output P-FET of channel 1, High = on, Low = off					
4	NIN1	Input logic control of high-voltage output N-FET of channel 1, High = on, Low = off					
5	PIN2	Input logic control of high-voltage output P-FET of channel 2, High = on, Low = off					
6	NIN2	Input logic control of high-voltage output N-FET of channel 2, High = on, Low = off					
7	PIN3	Input logic control of high-voltage output P-FET of channel 3, High = on, Low = off					
8	NIN3	Input logic control of high-voltage output N-FET of channel 3, High = on, Low = off					
9	PIN4	Input logic control of high-voltage output P-FET of channel 4, High = on, Low = off					
10	NIN4	Input logic control of high-voltage output N-FET of channel 4, High = on, Low = off					
11	VSS	Power supply return (0V)					
12	VDD	Positive internal voltage supply (+9V)					
13	OTP	Overtemperature protection output, open N-FET drain, active low if IC temperature >110°C.					
14	MC1	Output Current made central pine (See Table 2.2.)					
15	MC0	Output Current mode control pins (See Table 3-3.)					
16	Thermal Pad (VSUB)	Substrate of the IC. Substrate bottom is internally connected to the central therma pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.					
17	VPF	P-FET drive floating power supply, (VPP–VPF) = +9V					
18							
19	VPP	Positive high-voltage power supply (+75V)					
20							
21							
22	VNN	Negative high-voltage power supply (–75V)					
23							
24	VNF	N-FET drive floating power supply, (VNF–VNN) = +9V					
25	Thermal Pad (VSUB)	Substrate of the IC. Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.					
26	RGND	Bleed resistors common return ground. (Both pins must be used.)					
27	TXN4	Output N-FET drain (open drain output) for Channel 4					
28	TXP4	Output P-FET drain (open drain output) for Channel 4					
29	TXN3	Output N-FET drain (open drain output) for Channel 3					
30	TXP3	Output P-FET drain (open drain output) for Channel 3					
31	TXN2	Output N-FET drain (open drain output) for Channel 2					
32	TXP2	Output P-FET drain (open drain output) for Channel 2					
33	TXN1	Output N-FET drain (open drain output) for Channel 1					
34	TXP1	Output P-FET drain (open drain output) for Channel 1					
35	RGND	Bleed resistors common return ground. (Both pins must be used.)					

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Description				
36	Thermal Pad (VSUB)	Substrate of the IC. Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.				
37	VNF	N-FET drive floating power supply, (VNF–VNN) = +9V				
38						
39	VNN	egative high-voltage power supply (–75V)				
40						
41						
42	VPP	Positive high-voltage power supply (+75V)				
43						
44	VPF	P-FET drive floating power supply, (VPP–VPF) = +9V				
45	Thermal Pad (VSUB)	Substrate of the IC. Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.				
46	EN	Chip power enable High = on, Low = off				
47	GREF	Logic Low reference, logic ground (0V)				
48	VLL	Logic High-voltage reference input (+3.3V)				

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

<sup>© 2018</sup> Microchip Technology Inc.

### 3.0 FUNCTIONAL DESCRIPTION

Follow the steps in Table 3-1 to power up and power down the HV748:

#### TABLE 3-1: POWER-UP AND POWER-DOWN SEQUENCE

	Power-Up		Power-Down
Step	Description	Step	Description
1	V <sub>SUB</sub>	1	All logic signals go to low
2	V <sub>LL</sub> with logic signal low	2	$V_{PP}$ and $V_{NN}$
3	V <sub>DD</sub>	3	$(V_{PP}-V_{PF})$ and $(V_{NF}-V_{NN})$
4	$(V_{PP}-V_{PF})$ and $(V_{NF}-V_{NN})$	4	V <sub>DD</sub>
5	$V_{PP}$ and $V_{NN}$	5	V <sub>LL</sub>
6	Logic control signals	6	V <sub>SUB</sub>

**Note:** Powering up or powering down in any arbitrary sequence will not damage the device. The power-up sequence and power-down sequence are only recommended to minimize possible inrush current.

#### TABLE 3-2: TRUTH FUNCTION TABLE (ALL MODES)

	Logic Inputs	Outputs		
EN	PIN <sub>X</sub>	NIN <sub>X</sub>	TXP <sub>X</sub>	TXN <sub>X</sub>
1	0	0	OFF	OFF
1	1	0	ON	OFF
1	0	1	OFF	ON
1	1	1	ON (Note 1)	ON (Note 1)
0	X	Х	OFF	OFF

Note 1: Not allowed. May damage IC.

#### TABLE 3-3: DRIVE MODE CONTROL TABLE

Mode	MC1	MC0	I <sub>SC</sub> (A) (Note 2)	R <sub>ONP</sub> (Ω)	R <sub>ON</sub> (Ω) (Note 3)
1	0	0	0.41	35	33
2	0	1	0.58	25	23
3	1	0	0.97	15	14
4	1	1	1.8	8	7.5

**Note 1:**  $V_{PP}/V_{NN} = +/-75V$ ,  $V_{DD} = (V_{PP}-V_{PF}) = (V_{NF}-V_{NN}) = +9V$ 

**2:**  $I_{SC}$  is current into  $1\Omega$  to GND.

3:  $R_{ON}$  is calculated from  $V_{OUT}$  into 100 $\Omega$  load.





FIGURE 3-1:

Switch Test Timing Diagram.

## HV748

#### 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information



Legend	: XXX Y YY WW NNN @3 *	Product Code or Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available for product code or customer-specific information. Package may or e the corporate logo.

DS20005898A-page 12

#### 48-Lead QFN Package Outline (K6) 7.00x7.00mm body, 1.00mm height (max), 0.50mm pitch D2 48 48 Note 1 (Index Area UUUUUUUUUUU ИJ D/2 x E/2) 1 Note 1 (Index Area D/2 x E/2) Ę E2 E b | | $\subset$ K ∽ View B **Top View Bottom View** Note 3 A3 Seating Plane 11 A1 Note 2 Side View View B

Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging. *Notes:* 

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
The inner tip of the lead may be either rounded or square.

Symb	ol	Α	A1	A3	b	D	D2	E	E2	е	L	L1	θ
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	6.85*	1.25	6.85*	1.25	0.50 BSC	0.30 <sup>+</sup>	0.00	0 <sup>0</sup>
	NOM	0.90	0.02		0.25	7.00	-	7.00	-		0.40 <sup>+</sup>	-	-
	MAX	1.00	0.05		0.30	7.15*	5.45	7.15*	5.45		0.50 <sup>†</sup>	0.15	14º

JEDEC Registration MO-220, Variation VKKD-6, Issue K, June 2006. \* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings are not to scale.

# HV748

NOTES:

## APPENDIX A: REVISION HISTORY

#### **Revision A (November 2018)**

- Converted Supertex Doc# DSFP-HV748 to Microchip DS20005898A
- Removed "HVCMOS<sup>®</sup> Technology for high performance" in the Features section
- Changed the package marking format
- Made minor text changes throughout the document

<sup>© 2018</sup> Microchip Technology Inc.

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	<u>xx</u>	- <u>x</u> - <u>x</u>	Example:	
Device	Package Options	Environmental Media <sup>'</sup> Type	a) HV748K6-G:	4-Channel High-Speed Bipolar ±75V1.25A Ultrasound Pulser, 48-lead VQFN, 260/Tray
Device:	HV748 =	4-Channel High-Speed Bipolar ±75V 1.25A Ultrasound Pulser		
Package:	K6 =	48-lead VQFN		
Environmental:	G =	Lead (Pb)-free/RoHS-compliant Package		
Media Type:	(blank) =	260/Tray for a K6 Package		

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A. Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-3840-3



## Worldwide Sales and Service

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

DS20005898A-page 18

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

Tel: 91-11-4160-8631

Tel: 91-20-4121-0141

Tel: 82-53-744-4301

Tel: 60-3-7651-7906

Tel: 60-4-227-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Thailand - Bangkok

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** 

Tel: 49-7131-67-3636

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 47-7288-4388

Tel: 48-22-3325737

Tel: 40-21-407-87-50

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

Korea - Daegu Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Penang

Tel: 63-2-634-9065

Singapore

Taiwan - Taipei Tel: 886-2-2508-8600

Tel: 66-2-694-1351

China - Zhuhai

India - New Delhi India - Pune

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Malaysia - Kuala Lumpur

Philippines - Manila

Tel: 65-6334-8870

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Norway - Trondheim

Poland - Warsaw

Romania - Bucharest

Spain - Madrid