Functional Block Diagram



Typical Application Circuit



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

Power Supply Reference, V_{SS} 0V
Positive Logic Supply, V_{LL} ..... –0.5V to +7V
Positive Logic and Level Translator Supply, V_{DD} ..... –0.5V to +14V
Positive Floating Gate Drive Supply, $V_{PP}–V_{PF}$ ..... –0.5V to +14V
Negative Floating Gate Drive Supply, $V_{NF}–V_{NN}$ ..... –0.5V to +14V
Differential High-Voltage Supply, $V_{PP}–V_{NN}$ ..... +170V
High-Voltage Positive Supply, V_{PP} ..... –0.5V to +85V
High-Voltage Negative Supply, V_{NN} ..... –0.5V to –85V
Overtemperature Protection Output, OTP ..... –0.5V to +7V
All Logic Input PIN_X, NIN_X and EN Voltages ..... –0.5V to +7V
Substrate to V_{SS} Voltage Difference, $V_{SUB}–V_{SS}$ ..... +170V
V_{PP} to TXP_X Voltage Difference, $V_{PP}–TXP_X$ ..... +170V
Substrate to TXP_X Voltage Difference, $V_{SUB}–TXP_X$ ..... +170V
TXN_X to V_{NN} Voltage Difference, $TXN_X–V_{NN}$ ..... +170V
Operating Junction Temperature, T_J ..... –40°C to +125°C
Storage Temperature, T_S ..... –65°C to +150°C
ESD Rating (**Note 1**) ..... ESD Sensitive

† Notice: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Devices are ESD sensitive. Handling precautions are recommended.

OPERATING SUPPLY VOLTAGES AND CURRENT (FOUR ACTIVE CHANNELS)

Electrical Specifications: V_{SS} = 0V, V_{LL} = +3.3V, V_{DD} = +9V, $V_{PP}–V_{PF}$ = +9V, $V_{NN}–V_{NF}$ = –9V, V_{PP} =+75V, V_{NN} = –75V, T_A = 25°C unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Logic Voltage Reference	V_{LL}	1.2	1.8 to 3.3	5	V	
Internal Voltage Supply	V_{DD}	8	9	12	V	
Positive Gate Driver Supply	V_{PF}	(V_{PP}–12)	(V_{PP}–9)	(VPP–8)	V	Floating driver voltage supplies
Negative Gate Drive Supply	V_{NF}	(V_{NN}+8)	(V_{NN}+9)	(V_{NN}+12)	V	
IC Substrate Voltage	V_{SUB}	V_{DD}	V_{PP}	+75	V	Must be the most positive potential of the IC
Positive High-Voltage Supply	V_{PP}	0	—	+75	V	
Negative High-Voltage Supply	V_{NN}	–75	—	0	V	
Slew Rate Limit of V_{PP}, V_{NN}	SR_{MAX}	—	—	25	V/µs	Built-in slew rate detection protection (**Note 1**)
V_{LL} Current EN = Low	I_{LL}	—	35	120	µA	
V_{DD} Current EN = Low	I_{DDQ}	—	15	—	µA	
V_{DD} Current EN = High	I_{DDEN}	—	0.75	2	mA	f = 0 MHz
V_{DD} Current MODE = 4	I_{DDEN}	—	0.75	—	mA	f = 5 MHz, continuous, no load
V_{DD} Current MODE = 1	I_{DDENCW}	—	2	—	mA	
V_{PP} Current EN = Low	I_{PPQ}	—	10	25	µA	f = 0 MHz

Note 1: Design guidance only

OPERATING SUPPLY VOLTAGES AND CURRENT (FOUR ACTIVE CHANNELS) (CONTINUED)

Electrical Specifications: V_{SS} = 0V, V_{LL} = +3.3V, V_{DD} = +9V, V_{PP}–V_{PF} = +9V, V_{NN}–V_{NF} = –9V, V_{PP} =+75V, V_{NN} = –75V, T_A = 25°C unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
V_{PP} Current MODE = 4	I_{PPEN}	—	250	—	mA	f = 5 MHz, continuous no load
V_{PP} Current MODE = 1	I_{PPENCW}	—	170	—	mA	
V_{NN} Current EN = Low	I_{NNQ}	—	15	30	µA	f = 0 MHz
V_{NN} Current MODE = 4	I_{NNEN}	—	250	—	mA	f = 5 MHz, continuous, No load
V_{NN} Current MODE = 1	I_{NNENCW}	—	170	—	mA	
V_{PF} Current EN = Low	I_{PFQ}	—	10	25	µA	f = 0 MHz
V_{PF} Current MODE = 4	I_{PFEN}	—	50	—	mA	f = 5 MHz, continuous, No load
V_{PF} Current MODE = 1	I_{PFENCW}	—	12	—	mA	
V_{NF} Current EN = Low	I_{NFQ}	—	20	30	µA	f = 0 MHz
V_{NF} Current MODE = 4	I_{NFEN}	—	25	—	mA	f = 5 MHz, continuous, No load
V_{NF} Current MODE = 1	I_{NFENCW}	—	12	—	mA	

Note 1: Design guidance only

UNDERVOLTAGE AND OVERTEMPERATURE PROTECTION

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Open Drain Pull-Up Voltage	V_{PULL_UP}	—	—	5	V	
V_{DD} Threshold	V_{UVDD}	3.5	—	6.5	V	
V_{LL} Threshold	V_{UVLL}	0.7	—	1	V	
V_{PF}, V_{NF} Threshold	V_{UVVF}	3.5	—	6.5	V	
OTP Flag Output Low Voltage	V_{OL_OTP}	—	—	1	V	V_{LL} = 3.3V, OTP = Active, I_{PULL_UP} = 1 mA
Maximum Open-Drain Output Current	I_{OTP}	—	1	—	mA	
Overtemperature Threshold	T_{OTP}	95	110	125	°C	If overtemperature occurred, OTP low and all TX outputs will be High-Z.
OTP Output Reset Hysteresis	T_{HYS}	—	7	—		

DC ELECTRICAL CHARACTERISTICS

Electrical Specifications: V_{SS} = 0V, V_{LL} = +3.3V, V_{DD} = +9V, V_{PP}–V_{PF} = +9V, V_{NN}–V_{NF} = –9V, V_{PP} = +75V, V_{NN} = –75V, T_A = 25°C unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
P-CHANNEL MOSFET OUTPUT, TXP1-4 (MC [1:0] = 11b)						
Output Saturation Current	I_{OUT}	1.25	1.8	—	A	
Channel Resistance	R_{ON}	—	8	—	Ω	I_{SD} = 100 mA
Output Capacitance	C_{OSS}	—	100	—	pF	V_{DS} = 25V, f = 1 MHz (**Note 1**)
N-CHANNEL MOSFET OUTPUT, TXN1-4 (MC [1:0] = 11b)						
Output Saturation Current	I_{OUT}	1.25	1.8	—	A	
Channel Resistance	R_{ON}	—	7.5	—	Ω	I_{SD} = 100 mA
Output Capacitance	C_{OSS}	—	40	—	pF	V_{DS} = 25V, f = 1 MHz (**Note 1**)
MOSFET DRAIN BLEED RESISTOR						

Note 1: Design guidance only

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: V_{SS} = 0V, V_{LL} = +3.3V, V_{DD} = +9V, V_{PP}–V_{PF} = +9V, V_{NN}–V_{NF} = –9V, V_{PP} = +75V, V_{NN} = –75V, T_A = 25°C unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Output Bleed Resistance	$R_{P/N1\sim4}$	10	15	30	kΩ	
Bleed Resistors Power Limit	P_{RO}	—	—	40	mW	**Note 1**
LOGIC INPUT						
Input Logic High Voltage	V_{IH}	(V_{LL}–0.4)	—	V_{LL}	V	
Input Logic Low Voltage	V_{IL}	0	—	0.4	V	
Input Logic High Current	I_{IH}	—	—	10	µA	
Input Logic Low Current	I_{IL}	–10	—	—	µA	
Input Logic Capacitance	C_{IN}	—	—	5	pF	**Note 1**

Note 1: Design guidance only

AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: V_{SS} = 0V, V_{LL} = +3.3V, V_{DD} = +9V, V_{PP}–V_{PF} = +9V, V_{NN}–V_{NF} = –9V, V_{PP} = +75V, V_{NN} = –75V, T_A = 25°C unless otherwise specified.

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Output Rise Time	t_r	—	35	—	ns	330 pF//2.5 kΩ load
Output Fall Time	t_f	—	43	—	ns	
Output Frequency Range	f_{OUT}	—	—	20	MHz	100Ω resistor load
Second Harmonic Distortion	HD2	—	–40	—	dB	100Ω resistor load (**Note 1**)
Enable Time	t_{EN}	—	180	500	µs	100Ω resistor load
Disable Time	t_{DIS}	—	2.8	10	µs	100Ω resistor load
Delay Time on Inputs Rise	t_{dr}	—	18	—	ns	3.9Ω resistor load (See **Timing Waveforms**.)
Delay Time on Inputs Fall	t_{df}	—	18	—	ns	
Delay Time Matching	Δt_{DELAY}	—	±2	—	ns	P to N, channel to channel
Delay on Mode Change	t_{dm}	—	2.5	10	µs	100Ω resistor load
Delay Jitter on Rise or Fall	t_j	—	15	—	ps	V_{PP}/V_{NN} = ±25V, input t_r 50% to HV_{OUT} t_r or t_f 50%, with 330 pF//2.5 kΩ load (**Note 1**)

Note 1: Design guidance only

TEMPERATURE SPECIFICATIONS

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
TEMPERATURE RANGE						
Operating Junction Temperature	T_J	–40	—	+125	°C	
Storage Temperature	T_S	–65	—	+150	°C	
PACKAGE THERMAL RESISTANCE						
48-lead VQFN	θ_{JA}	—	18	—	°C/W	
48-lead VQFN (Junction to Thermal Pad)	θ_{JC}	—	2	—	°C/W	

Timing Waveforms



2.0 PIN DESCRIPTION

The details on the pins of HV748 are listed in Table 2-1.
Refer to **Package Type** for the location of pins.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	Pin Name	Description
1	VDD	Positive internal voltage supply (+9V)
2	VSS	Power supply return (0V)
3	PIN1	Input logic control of high-voltage output P-FET of channel 1, High = on, Low = off
4	NIN1	Input logic control of high-voltage output N-FET of channel 1, High = on, Low = off
5	PIN2	Input logic control of high-voltage output P-FET of channel 2, High = on, Low = off
6	NIN2	Input logic control of high-voltage output N-FET of channel 2, High = on, Low = off
7	PIN3	Input logic control of high-voltage output P-FET of channel 3, High = on, Low = off
8	NIN3	Input logic control of high-voltage output N-FET of channel 3, High = on, Low = off
9	PIN4	Input logic control of high-voltage output P-FET of channel 4, High = on, Low = off
10	NIN4	Input logic control of high-voltage output N-FET of channel 4, High = on, Low = off
11	VSS	Power supply return (0V)
12	VDD	Positive internal voltage supply (+9V)
13	OTP	Overtemperature protection output, open N-FET drain, active low if IC temperature >110°C.
14	MC1	Output Current mode control pins (See Table 3-3.)
15	MC0	
16	Thermal Pad (VSUB)	Substrate of the IC. Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.
17	VPF	P-FET drive floating power supply, (VPP–VPF) = +9V
18	VPP	Positive high-voltage power supply (+75V)
19		
20		
21	VNN	Negative high-voltage power supply (–75V)
22		
23		
24	VNF	N-FET drive floating power supply, (VNF–VNN) = +9V
25	Thermal Pad (VSUB)	Substrate of the IC. Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.
26	RGND	Bleed resistors common return ground. (Both pins must be used.)
27	TXN4	Output N-FET drain (open drain output) for Channel 4
28	TXP4	Output P-FET drain (open drain output) for Channel 4
29	TXN3	Output N-FET drain (open drain output) for Channel 3
30	TXP3	Output P-FET drain (open drain output) for Channel 3
31	TXN2	Output N-FET drain (open drain output) for Channel 2
32	TXP2	Output P-FET drain (open drain output) for Channel 2
33	TXN1	Output N-FET drain (open drain output) for Channel 1
34	TXP1	Output P-FET drain (open drain output) for Channel 1
35	RGND	Bleed resistors common return ground. (Both pins must be used.)

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

Pin Number	Pin Name	Description
36	Thermal Pad (VSUB)	Substrate of the IC. Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.
37	VNF	N-FET drive floating power supply, (VNF–VNN) = +9V
38	VNN	Negative high-voltage power supply (–75V)
39		
40		
41	VPP	Positive high-voltage power supply (+75V)
42		
43		
44	VPF	P-FET drive floating power supply, (VPP–VPF) = +9V
45	Thermal Pad (VSUB)	Substrate of the IC. Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally.
46	EN	Chip power enable High = on, Low = off
47	GREF	Logic Low reference, logic ground (0V)
48	VLL	Logic High-voltage reference input (+3.3V)

3.0 FUNCTIONAL DESCRIPTION

Follow the steps in Table 3-1 to power up and power down the HV748:

TABLE 3-1: POWER-UP AND POWER-DOWN SEQUENCE

Power-Up		Power-Down	
Step	**Description**	**Step**	**Description**
1	V_{SUB}	1	All logic signals go to low
2	V_{LL} with logic signal low	2	V_{PP} and V_{NN}
3	V_{DD}	3	(V_{PP}–V_{PF}) and (V_{NF}–V_{NN})
4	(V_{PP}–V_{PF}) and (V_{NF} –V_{NN})	4	V_{DD}
5	V_{PP} and V_{NN}	5	V_{LL}
6	Logic control signals	6	V_{SUB}

Note: Powering up or powering down in any arbitrary sequence will not damage the device. The power-up sequence and power-down sequence are only recommended to minimize possible inrush current.

TABLE 3-2: TRUTH FUNCTION TABLE (ALL MODES)

Logic Inputs			Outputs	
$\overline{EN}$	PIN_X	NIN_X	TXP_X	TXN_X
1	0	0	OFF	OFF
1	1	0	ON	OFF
1	0	1	OFF	ON
1	1	1	ON (**Note 1**)	ON (**Note 1**)
0	X	X	OFF	OFF

Note 1: Not allowed. May damage IC.

TABLE 3-3: DRIVE MODE CONTROL TABLE

Mode	MC1	MC0	I_{SC} (A) (Note 2)	R_{ONP} (Ω)	R_{ON} (Ω) (Note 3)
1	0	0	0.41	35	33
2	0	1	0.58	25	23
3	1	0	0.97	15	14
4	1	1	1.8	8	7.5

Note 1: V_{PP}/V_{NN} = +/–75V, V_{DD} = (V_{PP}–V_{PF}) = (V_{NF}–V_{NN}) = +9V

2: I_{SC} is current into 1Ω to GND.

3: R_{ON} is calculated from V_{OUT} into 100Ω load.



FIGURE 3-1: *Switch Test Timing Diagram.*

4.0 PACKAGING INFORMATION

4.1 Package Marking Information



Legend:	XX...X	Product Code or Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week ‘01’)
	NNN	Alphanumeric traceability code
	(e3)	Pb-free JEDEC® designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product code or customer-specific information. Package may or not include the corporate logo.

48-Lead QFN Package Outline (K6)

7.00x7.00mm body, 1.00mm height (max), 0.50mm pitch



Note: For the most current package drawings, see the Microchip Packaging Specification at www.microchip.com/packaging.

Notes:

1. *A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.*
2. *Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.*
3. *The inner tip of the lead may be either rounded or square.*

Symbol		A	A1	A3	b	D	D2	E	E2	e	L	L1	θ
Dimension (mm)	MIN	0.80	0.00	0.20 REF	0.18	6.85*	1.25	6.85*	1.25	0.50 BSC	0.30†	0.00	0°
	NOM	0.90	0.02		0.25	7.00	-	7.00	-		0.40†	-	-
	MAX	1.00	0.05		0.30	7.15*	5.45	7.15*	5.45		0.50†	0.15	14°

JEDEC Registration MO-220, Variation VKKD-6, Issue K, June 2006.
** This dimension is not specified in the JEDEC drawing.*
† This dimension differs from the JEDEC drawing.
Drawings are not to scale.

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (November 2018)

- Converted Supertex Doc# DSFP-HV748 to Microchip DS20005898A
- Removed “HVCMOS® Technology for high performance” in the Features section
- Changed the package marking format
- Made minor text changes throughout the document

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.	XX	-	X	-	X
Device	Package Options		Environmental		Media Type

Device:	HV748	=	4-Channel High-Speed Bipolar ±75V 1.25A Ultrasound Pulser
Package:	K6	=	48-lead VQFN
Environmental:	G	=	Lead (Pb)-free/RoHS-compliant Package
Media Type:	(blank)	=	260/Tray for a K6 Package

Example:

a) HV748K6-G: 4-Channel High-Speed Bipolar ±75V1.25A Ultrasound Pulser, 48-lead VQFN, 260/Tray

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
═ ISO/TS 16949 ═

Trademarks

ISBN: 978-1-5224-3840-3

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/support
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Austin, TX
Tel: 512-257-3370

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Novi, MI
Tel: 248-848-4000

Houston, TX
Tel: 281-894-5983

Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Tel: 317-536-2380

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Tel: 951-273-7800

Raleigh, NC
Tel: 919-844-7510

New York, NY
Tel: 631-435-6000

San Jose, CA
Tel: 408-735-9110
Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney
Tel: 61-2-9868-6733

China - Beijing
Tel: 86-10-8569-7000

China - Chengdu
Tel: 86-28-8665-5511

China - Chongqing
Tel: 86-23-8980-9588

China - Dongguan
Tel: 86-769-8702-9880

China - Guangzhou
Tel: 86-20-8755-8029

China - Hangzhou
Tel: 86-571-8792-8115

China - Hong Kong SAR
Tel: 852-2943-5100

China - Nanjing
Tel: 86-25-8473-2460

China - Qingdao
Tel: 86-532-8502-7355

China - Shanghai
Tel: 86-21-3326-8000

China - Shenyang
Tel: 86-24-2334-2829

China - Shenzhen
Tel: 86-755-8864-2200

China - Suzhou
Tel: 86-186-6233-1526

China - Wuhan
Tel: 86-27-5980-5300

China - Xian
Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai
Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune
Tel: 91-20-4121-0141

Japan - Osaka
Tel: 81-6-6152-7160

Japan - Tokyo
Tel: 81-3-6880- 3770

Korea - Daegu
Tel: 82-53-744-4301

Korea - Seoul
Tel: 82-2-554-7200

Malaysia - Kuala Lumpur
Tel: 60-3-7651-7906

Malaysia - Penang
Tel: 60-4-227-8870

Philippines - Manila
Tel: 63-2-634-9065

Singapore
Tel: 65-6334-8870

Taiwan - Hsin Chu
Tel: 886-3-577-8366

Taiwan - Kaohsiung
Tel: 886-7-213-7830

Taiwan - Taipei
Tel: 886-2-2508-8600

Thailand - Bangkok
Tel: 66-2-694-1351

Vietnam - Ho Chi Minh
Tel: 84-28-5448-2100

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

Finland - Espoo
Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching
Tel: 49-8931-9700

Germany - Haan
Tel: 49-2129-3766400

Germany - Heilbronn
Tel: 49-7131-67-3636

Germany - Karlsruhe
Tel: 49-721-625370

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Germany - Rosenheim
Tel: 49-8031-354-560

Israel - Ra'anana
Tel: 972-9-744-7705

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Italy - Padova
Tel: 39-049-7625286

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Norway - Trondheim
Tel: 47-7288-4388

Poland - Warsaw
Tel: 48-22-3325737

Romania - Bucharest
Tel: 40-21-407-87-50

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

Sweden - Gothenberg
Tel: 46-31-704-60-40

Sweden - Stockholm
Tel: 46-8-5090-4654

UK - Wokingham
Tel: 44-118-921-5800
Fax: 44-118-921-5820