


# 48-pin mini BGA (6mm x 8mm)



# **PIN DESCRIPTIONS**

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LΒ	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vdd	Power
GND	Ground



# **PIN CONFIGURATIONS**

# 44-Pin TSOP (Type II)

$\begin{array}{c c} A0 & \  \  \  \  \  \  \  \  \  \  \  \  \$	44 A17 43 A16 42 A15 0E 40 UB 39 LB 30 I/O15 37 I/O14 36 I/O13 35 I/O12 34 GND 33 VDD 32 I/O11 31 I/O10 30 I/O9 29 I/O8 28 A18 27 A14 26 A13 25 A12 24 A11 23 A10

# **PIN DESCRIPTIONS**

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
Vdd	Power
GND	Ground



### **TRUTH TABLE**

	I/O PIN								
Mode	WE	CE	ŌĒ	LΒ	ŪΒ	I/00-I/07	I/O8-I/O15	VDD Current	
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	Х	Х	High-Z	High-Z	lcc	
	Х	L	Х	Н	Н	High-Z	High-Z		
Read	Н	L	L	L	Н	Dout	High-Z	lcc	
	Н	L	L	Н	L	High-Z	Dout		
	Н	L	L	L	L	Dout	Dout		
Write	L	L	Х	L	Н	Din	High-Z	lcc	
	L	L	Х	Н	L	High-Z	DIN		
	L	L	Х	L	L	DIN	Din		

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD + 0.5	V
Vdd	VDD Relates to GND	-0.3 to 4.0	V
Tstg	Storage Temperature	-65 to +150	°C
Pτ	Power Dissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	6	pF	
C	Input/Output Capacitance	VOUT = 0V	8	pF	

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 3.3V$ .



## **OPERATING RANGE (VDD)**

Range	Ambient	IS61WV51216EDALL	IS61WV51216EDBLL	IS64WV51216EDBLL
	Temperature	Vdd <b>(20n</b> s)	Vdd (8, 10ns)	Vdd (10ns)
Industrial	–40°C to +85°C	1.65V-2.2V	2.4V-3.6V	—
Automotive (A1)	–40°C to +85°C	—	—	2.4V-3.6V
Automotive (A3)	–40°C to +125°C	—	—	2.4V-3.6V

# ERROR DETECTION AND ERROR CORRECTION

- Independent ECC for each byte
- Detect and correct one bit error per byte
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)



# DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### VDD = 2.4V-3.6V

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., IOH = -1.0 mA$	1.8	—	V
Vol	Output LOW Voltage	$V_{DD} = Min., IOL = 1.0 mA$		0.4	V
Vін	Input HIGH Voltage		2.0	VDD + 0.3	V
Vı∟	Input LOW Voltage <sup>(1)</sup>		-0.3	0.8	V
Iц	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μA
Ilo	Output Leakage	$GND \leq VOUT \leq VDD$ , Outputs Disabled	-1	1	μA

Note:

1. VIL (min.) = −0.3V DC; VIL (min.) = −2.0V AC (pulse width < 2 ns). Not 100% tested.

VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width < 2 ns). Not 100% tested.

## DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -0.1 mA	1.4	—	V
Vol	Output LOW Voltage	lo∟ = 0.1 mA	_	0.2	V
Vін	Input HIGH Voltage		1.4	VDD + 0.2	V
Vi∟	Input LOW Voltage		-0.2	0.4	V
LI	Input Leakage	$GND \leq V \text{in} \leq V \text{dd}$	-1	1	μA
_0	Output Leakage	$GND \leq VOUT \leq VDD,$	-1	1	μA
		Outputs Disabled			

Notes:

1. VIL (min.) = -0.3V DC; VIL (min.) = -1.0V AC (pulse width < 2 ns). Not 100% tested.


VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 1.0V AC (pulse width < 2 ns). Not 100% tested.



#### AC TEST CONDITIONS

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)	
Input Pulse Level	0.4V to VDD - 0.3V	0.4V to VDD - 0.3V	0.4V to VDD - 0.3V	
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns	
Input and Output Timing and Reference Level (V <sub>Ref</sub> )	VDD /2	<u>VDD</u> + 0.05 2	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	
R1 ( Ω )	1909	317	13500	
R2 ( Ω )	1105	351	10800	
Vтм (V)	3.0V	3.3V	1.8V	

### AC TEST LOADS








Figure 2.

# **POWER SUPPLY CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

				-	8	-10	-2	0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min. Max.	Min.	Max.	Unit
lcc	VDD Dynamic Operating	VDD = Max.,	Com.	_	50	— 45	_	35	mA
	Supply Current	lout = 0 mA, f = fmax	Ind.	_	60	— 55	_	45	
			Auto.	_	_	— 65	_	60	
			typ. <sup>(2)</sup>			15			
lcc1	Operating	VDD = Max.,	Com.	_	20	— 20	_	20	mA
	Supply Current	loυτ = 0 mA, f = 0	Ind.	_	25	— 25	_	25	
			Auto.	—	—	— 50	—	50	
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	20	— 20	_	20	mA
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}$	Ind.	_	25	— 25	_	25	
		$\overline{CE} \geq V \text{IH, } f = 0$	Auto.	—	—	— 45	—	45	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	10	— 10	_	10	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	15	— 15	_	15	
	,	$V_{IN} \ge V_{DD} - 0.2V$ , or	Auto.	_	_	— 35	_	35	
		$V_{IN} \leq 0.2V$ , f = 0	typ. <sup>(2)</sup>			2			

#### Note:

1. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at  $V_{DD} = 3.0V$ , TA = 25°C and not 100% tested.



### READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-	8	-10	
Symbol	Parameter	Min.	Max.	Min. Max.	Unit
trc	Read Cycle Time	8	_	10 —	ns
taa	Address Access Time	—	8	— 10	ns
tона	Output Hold Time	2.5	_	2.5 —	ns
<b>t</b> ACE	CE Access Time	_	8	— 10	ns
<b>t</b> DOE	OE Access Time	_	5.5	— 6.5	ns
thzoe <sup>(2)</sup>	OE to High-Z Output	_	3	— 4	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	_	0 —	ns
tHZCE <sup>(2</sup>	CE to High-Z Output	0	3	0 4	ns
tlzce <sup>(2)</sup>	CE to Low-Z Output	3	_	3 —	ns
tва	LB, UB Access Time	_	5.5	— 6.5	ns
tHZB <sup>(2)</sup>	LB, UB to High-Z Output	0	3	0 3	ns
tlzb <sup>(2)</sup>	LB, UB to Low-Z Output	0	_	0 —	ns
<b>t</b> PU	Power Up Time	0	_	0 —	ns
<b>t</b> PD	Power Down Time	_	8	— 10	ns

#### Notes:

1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



#### READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

	-20 ns				
Symbol	Parameter	Min.	Max.	Unit	
trc	Read Cycle Time	20		ns	
taa	Address Access Time	—	20	ns	
tона	Output Hold Time	2.5	_	ns	
<b>t</b> ace	CE Access Time	_	20	ns	
<b>t</b> doe	OE Access Time	_	8	ns	
thzoe <sup>(2)</sup>	OE to High-Z Output	0	8	ns	
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	_	ns	
tHZCE <sup>(2</sup>	CE to High-Z Output	0	8	ns	
tlzce <sup>(2)</sup>	CE to Low-Z Output	3	_	ns	
tва	$\overline{\text{LB}}$ , $\overline{\text{UB}}$ Access Time	_	8	ns	
tнzв	LB, UB to High-Z Output	0	8	ns	
tlzв	$\overline{LB}$ , $\overline{UB}$ to Low-Z Output	0	_	ns	

#### Notes:


1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. Not 100% tested.



**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ )



# READ CYCLE NO. 2<sup>(1,3)</sup> (CE and OE Controlled)



#### Notes:

- 1.  $\overline{\text{WE}}$  is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transitions.

			(	3-7	
	-{	3	-10		
Parameter	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	8	—	10	_	ns
CE to Write End	6.5	_	8	_	ns
Address Setup Time to Write End	6.5	—	8	—	ns
Address Hold from Write End	0	_	0	_	ns
Address Setup Time	0	_	0	_	ns
$\overline{\text{LB}}$ , $\overline{\text{UB}}$ Valid to End of Write	6.5	_	8	_	ns
WE Pulse Width	6.5	_	8	_	ns
$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	8.0	_	10		ns
Data Setup to Write End	5	_	6	_	ns
Data Hold from Write End	0	_	0	_	ns
WE LOW to High-Z Output	_	3.5	_	5	ns
WE HIGH to Low-Z Output	2		2	_	ns
	Write Cycle Time $\overline{CE}$ to Write EndAddress Setup Time to Write EndAddress Hold from Write EndAddress Setup Time $\overline{LB}$ , $\overline{UB}$ Valid to End of Write $\overline{WE}$ Pulse Width $\overline{WE}$ Pulse Width ( $\overline{OE}$ = LOW)Data Setup to Write EndData Hold from Write End $\overline{WE}$ LOW to High-Z Output	ParameterMin.Write Cycle Time8CE to Write End6.5Address Setup Time to Write End6.5Address Hold from Write End0Address Setup Time0Address Setup Time0End0IEB, UB Valid to End of Write6.5WE Pulse Width6.5WE Pulse Width (OE = LOW)8.0Data Setup to Write End5Data Hold from Write End0WE LOW to High-Z Output	Write Cycle Time8 $\overline{CE}$ to Write End6.5Address Setup Time to Write End6.5Address Hold from Write End0Address Setup Time0Address Setup Time0 $\overline{LB}$ , $\overline{UB}$ Valid to End of Write6.5 $\overline{WE}$ Pulse Width6.5 $\overline{WE}$ Pulse Width ( $\overline{OE}$ = LOW)8.0 $\overline{Data}$ Setup to Write End0 $\overline{WE}$ LOW to High-Z Output $-$	-8-10ParameterMin.Max.Min.Write Cycle Time810 $\overline{CE}$ to Write End6.58Address Setup Time6.58to Write End00Address Hold from Write End00Address Setup Time00IEB, UB Valid to End of Write6.58WE Pulse Width6.58WE Pulse Width6.58WE Pulse Width ( $\overline{OE}$ = LOW)8.010Data Setup to Write End56Data Hold from Write End00WE LOW to High-Z Output3.5	ParameterMin.Max.Min.Max.Write Cycle Time810 $\overline{CE}$ to Write End6.58Address Setup Time to Write End6.58Address Hold from Write End00Address Setup Time to Write End00Address Setup Time00Address Setup Time08WE Pulse Width to End of Write6.58WE Pulse Width6.58WE Pulse Width ( $\overline{OE}$ = LOW)8.010Data Setup to Write End56Data Hold from Write End00WE LOW to High-Z Output3.55

## WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)

Notes:

1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

 Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development

#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,2)</sup> (Over Operating Range)

	-20 ns			
Symbol	Parameter	Min.	Max.	Unit
twc	Write Cycle Time	20		ns
<b>t</b> SCE	CE to Write End	12	_	ns
taw	Address Setup Time to Write End	12	—	ns
tна	Address Hold from Write End	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	ns
tрwв	LB, UB Valid to End of Write	12	_	ns
tpwe1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	12	_	ns
tpwe2	$\overline{WE}$ Pulse Width ( $\overline{OE}$ = LOW)	17	_	ns
tsp	Data Setup to Write End	9	_	ns
<b>t</b> HD	Data Hold from Write End	0	_	ns
tHZWE <sup>(2)</sup>	WE LOW to High-Z Output		9	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	3		ns

#### Notes:


1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



WRITE CYCLE NO.  $1^{(1,2)}$  ( $\overline{CE}$  Controlled,  $\overline{OE}$  = HIGH or LOW)









WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)

### WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)







WRITE CYCLE NO. 4 (IB, UB Controlled, Back-to-Back Write) (1,3)

#### Notes:

- 1. The internal Write time is defined by the overlap of  $\overline{CE} = LOW$ ,  $\overline{UB}$  and/or  $\overline{LB} = LOW$ , and  $\overline{WE} = LOW$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The  $t_{SA}$ ,  $t_{HA}$ ,  $t_{SD}$ , and  $t_{HD}$  timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with  $\overline{OE}$  HIGH for a minimum of 4 ns before  $\overline{WE} = LOW$  to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



## DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = V_{DR}(MIN), \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	10	mA
			Ind. Auto.	—	—	15 35	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	—	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at VDD = VDR(MIN) TA = 25°C and not 100% tested.

## DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	<b>Typ.</b> <sup>(1)</sup>	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
DR	Data Retention Current	$V_{DD} = V_{DR}(MIN), \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	10	mA
			Ind.	_	_	15	
			Auto.	—	—	35	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	—	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = VDR(MIN), TA = 25°C and not 100% tested.

# DATA RETENTION WAVEFORM (CE Controlled)





# **ORDERING INFORMATION**

# Industrial Range: -40°C to +85°C

## Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
8	IS61WV51216EDBLL-8BLI IS61WV51216EDBLL-8TLI	48 mini BGA (6mm x 8mm), Lead-free TSOP (Type II), Lead-free
10	IS61WV51216EDBLL-10BLI IS61WV51216EDBLL-10TLI	48 mini BGA (6mm x 8mm), Lead-free TSOP (Type II), Lead-free

## Industrial Range: -40°C to +85°C

#### Voltage Range: 1.65V to 2.2V


Speed (ns)	Order Part No.	Package
20	IS61WV51216EDALL-20BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV51216EDALL-20TLI	TSOP (Type II), Lead-free


## Automotive Range: -40°C to +125°C

## Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV51216EDBLL-10BLA3	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV51216EDBLL-10CTLA3	B TSOP (Type II), Lead-free, Copper Leadframe







#### Integrated Silicon Solution, Inc. — www.issi.com Rev. B1 07/24/2020

