



PIN CONFIGURATION 28-Pin SOJ



PIN CONFIGURATION 28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Bidirectional Ports
VDD	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	X	Н	Χ	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	Icc
Read	Н	L	L	D оит	Icc
Write	L	L	Χ	Din	Icc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.5	W	
Іоит	DC Output Current (LOW)	20	mA	

Note

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.



OPERATING RANGE

Range	Ambient Temperature	Speed (ns)	V _{DD} (V)	
Commercial	0°Cto+70°C	-10	5V ± 5%	
Commercial	0°Cto+70°C	-12	5V ± 10%	
Industrial	-40°Cto+85°C	-12	5V ± 10%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	V _{DD} = Min., I _{OL} = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	VDD + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	Com.	-1	1	μΑ
			Ind.	-2	2	
ILO	Output Leakage	GND ≤ Vout ≤ Vdd,	Com.	-1	1	μΑ
		Outputs Disabled	Ind.	-2	2	

Note: 1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS(1) (Over Operating Range)

				-10)	-12	
Symbol	Parameter	Test Conditions		Min.	Max.	Min. Max.	Unit
lcc1	V _{DD} Operating	VDD=Max., CE=VIL	Com.	_	20	— 20	mA
	Supply Current	$I_{OUT} = 0 mA, f = 0$	Ind.	_	_	— 25	
lcc2	V _{DD} Dynamic Operating	$V_{DD} = Max., \overline{CE} = V_{IL}$	Com.	_	45	— 35	mA
	Supply Current	$IOUT = 0 \text{ mA}, f = f_{MAX}$	Ind.	_	_	— 40	
			typ.(2)			25	
ISB1	TTL Standby Current	V _{DD} =Max.,	Com.	_	1	<u> </u>	mA
	(TTLInputs)	$\frac{V_{IN} = V_{IH} \text{ or } V_{IL}}{\overline{CE}} \ge V_{IH}, f = 0$	Ind.	_	_	— 2	
ISB2	CMOS Standby	VDD=Max.,	Com.	_	350	— 350	μA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	_	— 450	-
		$V_{IN} \ge V_{DD} - 0.2V$, or $V_{IN} \le 0.2V$, $f = 0$	typ. ⁽²⁾			200	

Note:

CAPACITANCE^(1,2)

Symbol Parameter	Conditions	Max.	Unit	
CIN Input Capacitance	VIN = 0V	8	pF	
Cout Output Capacitance	Vout = 0V	10	pF	

Notes

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at VDD = 5V, TA = 25°C and not 100% tested.

^{1.} Tested initially and after any design or process changes that may affect these parameters.

^{2.} Test conditions: TA = 25°C, f = 1 MHz, VDD = 5.0V.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	-10 ı Min.	ns Max	_	2 ns Max.	Unit
t RC	Read Cycle Time	10	_	12	_	ns
t AA	Address Access Time	_	10	_	12	ns
tона	Output Hold Time	2	_	2	_	ns
tacs	CE Access Time	_	10	_	12	ns
t DOE	OE Access Time	_	6	_	6	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	_	5	_	6	ns
tLZCS ⁽²⁾	CE to Low-Z Output	2	_	3	_	ns
thzcs ⁽²⁾	CE to High-Z Output	_	5	_	7	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	ns
t PD ⁽³⁾	CE to Power-Down	_	10	_	12	ns

Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




Figure 1






Figure 2



AC WAVEFORMS READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2^(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transitions.




WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-10r	าร	-12	ns	
Symbol	Parameter	Min.	Max	Min.	Max.	Unit
twc	Write Cycle Time	10	_	12	_	ns
tscs	CE to Write End	9	_	10	_	ns
taw	Address Setup Time to Write End	9	_	10	_	ns
tна	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
tPWE1	WE Pulse Width (OE LOW)	9	_	9	_	ns
tPWE2	WE Pulse Width (OE HIGH)	8	_	8	_	ns
tsd	Data Setup to Write End	7	_	7	_	ns
t HD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	6	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	0	_	0	_	ns

Notes:


- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS WRITE CYCLE NO. 1 (WE Controlled)(1,2)






WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Test Condition		Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0		5.5	V
I DR	Data Retention Current	$\begin{aligned} & \text{VDD} = 2.0 \text{V}, \overline{\text{CE}} \geq \text{VDD} - 0.2 \text{V} \\ & \text{Vin} \geq \text{VDD} - 0.2 \text{V}, \text{ or Vin} \leq \text{Vss} + 0.2 \text{V} \end{aligned}$	Com. Ind.	_	50	90 100	μA
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
t RDR	Recovery Time	See Data Retention Waveform		trc		_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at VDD = 5V, $TA = 25^{\circ}C$ and not 100% tested.




ORDERING INFORMATION: IS61C256AL

Commercial Range: 0°C to +70°C


Speed (ns)	Order Part Number	Package
10	IS61C256AL-10JL IS61C256AL-10TL	300-mil Plastic SOJ, Lead-free TSOP (Type 1), Lead-free
12	IS61C256AL-12JL IS61C256AL-12TL	300-mil Plastic SOJ, Lead-free TSOP (Type 1), Lead-free


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package					
12	IS61C256AL-12JLI IS61C256AL-12TLI	300-mil Plastic SOJ, Lead-free TSOP (Type 1), Lead-free					




Package Outline





~	ZD	Φ	ES		Ш	D	5 8	ਠ	A3	A2	⊅	SYMBOL	
0.1	0,95 REF.		6,22	7.42	8,26	17,70	0,66	0,36	0.64	2,41	3,05	MIN.	DIME
					8,56					2,54		N	DIMENSION I
		SC	7,29	7.75	8,81	18,54	0,81	0,56	1.09	2,67	3,76	MAX.	Z



NOTE:

1. Controlling dimension: mm

2

- 2. Dimension D1 adn E do not include mold protrusion .
- 3. Dimension b2 does not include dambar protrusion/intrusion.
- 4. Formed leads shall be planar with respect to one another within 0.1mm at the seating plane after final test.

28L 300mil SOJ Package Outline

REV.

DATE 07/05/2006