


Functional Block Diagram



GS4915 Functional Block Diagram

Revision History

Version	ECO	PCN	Date	Changes and/or Modifications
6	026715	—	July 2015	Updated document with new corporate template.
5	151935	—	June 2009	Updated document with new template.
4	149060	—	February 2008	Updated Figure 4-1: GS4915 Typical Application Circuit .
3	146729	—	November 2007	Converted document to Data Sheet. Updated Power Consumption values in Table 2-2: DC Electrical Characteristics .
2	145306	—	August 2007	Defined IO_VDD see Note 5 in 2.2 DC Electrical Characteristics and added chamfer dimensions in 6.3 Recommended PCB Footprint . Added pin descriptions for D-VDD, IN_VDD and SEto 1.2 Pin Descriptions . Changed Loop Bandwidth to 2kHz in Key Features . Added section 3.3.3 Loop Filter and Table 3-1: Loop Filter Component Values . Changed some pin descriptions. Updated power consumption values in Table 2-2: DC Electrical Characteristics .
1	144087	43245	February 2007	Corrected pin 38 (CP_VDD) connection on Applications Information .
0	142746	—	November 2006	Modified Table 1-1: Pin Descriptions . Updated DC Electrical Characteristics and AC Electrical Characteristics table. Modified Applications Information . Added junction - board thermal resistance parameter to section 6.4 Packaging Data .

Contents

Key Features	1
Applications	1
Description	1
Functional Block Diagram	2
Revision History	3
1. Pin Out	5
1.1 Pin Assignment	5
1.2 Pin Descriptions	6
2. Electrical Characteristics.....	9
2.1 Absolute Maximum Ratings	9
2.2 DC Electrical Characteristics	9
2.3 AC Electrical Characteristics	11
3. Detailed Description.....	13
3.1 Functional Overview	13
3.2 Clock Inputs	13
3.2.1 Differential Clock Input	14
3.2.2 Single-Ended Clock Input	14
3.2.3 Input Clock Selection	14
3.2.4 Unused Clock Inputs	14
3.3 Clock Cleaning PLL	14
3.3.1 Phase Detector	15
3.3.2 Charge Pump	15
3.3.3 Loop Filter	15
3.3.4 External VCO	16
3.4 Modes of Operation	16
3.4.1 Frequency Modes.....	16
3.4.2 Bypass Modes	18
3.5 Output Clock Frequency and Jitter	19
3.6 Output Skew	21
3.7 Clock Outputs	22
3.7.1 Differential Clock Output.....	22
3.7.2 Single-Ended Clock Output	22
3.8 Device Reset	22
3.8.1 Hardware Reset	22
4. Applications Information	23
4.1 Typical Application Circuit	23
5. References & Relevant Standards	24
6. Package & Ordering Information	25
6.1 Package Dimensions	25
6.2 Solder Reflow Profiles	26
6.3 Recommended PCB Footprint	27
6.4 Packaging Data	27
6.5 Ordering Information	27

1. Pin Out

1.1 Pin Assignment




Figure 1-1: 40-Pin QFN

1.2 Pin Descriptions

Table 1-1: Pin Descriptions

Pin Number	Name	Timing	Type	Description
1	REG_VDD	—	Power	Positive power supply connection for the internal voltage regulator. Connect to filtered +3.3V DC.
2, 6, 9, 26, 30, 31, 40	AGND	—	Power	Ground connection for analog blocks and IOs. Connect to clean analog GND.
3	PD_VDD	—	Power	Positive power supply connection for the phase detector. Connect to filtered +1.8V DC.
4, 5	CLKIN, $\overline{\text{CLKIN}}$	—	Input	CLOCK SIGNAL INPUTS Signal levels are CML/LVDS compatible. A differential clock input signal is applied to these pins.
7	IN_VDD	—	Power	Positive power supply connection for the single-ended and differential input clock buffers. Supplies CLKIN_SE. Connect to filtered +1.8V DC.
8	CLKIN_SE	—	Input	CLOCK SIGNAL INPUT Signal levels are LVCMOS compatible. A single-ended video clock input signal is applied to this pin.
10	$\overline{\text{RESET}}$	Non synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS/LVTTL compatible. See Section 3.8.1 for operation.
11	IPSEL	Non synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS compatible. Selects which input clock is cleaned by the device. See Section 3.2.3 for operation.
12, 20, 22	GND	—	Power	Ground connection for digital blocks and IO's. Connect to GND.
13	BYPASS	Non synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS compatible. See Manual Bypass Section 3.4.2 .
14	$\overline{\text{AUTOBYPASS}}$	Non synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS compatible. Selects the bypass mode of the device. See Manual Bypass Section 3.4.2 .
15	D_VDD	—	Power	Positive power supply connection for digital block. Connect to filtered +1.8V DC. The digital block includes pins 10 - 21.
17, 16	FCTRL1, FCTRL0	Non synchronous	Input	CONTROL SIGNAL INPUTS Signal levels are LVCMOS compatible. Selects the frequency mode of the device. See Section 3.4.1 for operation.

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Type	Description
18	DOUBLE	Non synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS compatible. Controls the output frequency of the cleaned clock, for HD input clocks. See Section 3.5 for operation.
19	SKEW_EN	Non synchronous	Input	CONTROL SIGNAL INPUT Signal levels are LVCMOS compatible. Selects the phase of the output clock with respect to the selected input clock. See Section 3.6 for operation.
21	LOCK	Non synchronous	Output	STATUS SIGNAL OUTPUT Signal levels are LVCMOS compatible. This pin will be HIGH when the output clock is locked to the selected input clock. It will be LOW otherwise.
23	SE_VDD	—	Power	Positive power supply connection for the single-ended clock driver. Determines the output level of CLKOUT_SE. Connect to filtered +1.8V DC or +3.3V DC. NOTE: If the single-ended clock output is not used, this pin should be tied to ground.
24	CLKOUT_SE	—	Output	CLOCK SIGNAL OUTPUT Signal levels are LVCMOS compatible. Single-ended video clock output signal. See Section 3.7.2 for operation.
25	D_VDD	—	Power	Positive power supply connection for the single-ended output clock buffer. Connect to filtered +1.8V DC. NOTE: If the single-ended clock output is not used, this pin should be tied to ground.
27	DIFF_OUT_VDD	—	Power	Positive power supply connection for the LVDS clock outputs. Connect to filtered +1.8V DC. NOTE: If the LVDS clock outputs are not used, this pin should be tied to ground.
29, 28	CLKOUT, $\overline{\text{CLKOUT}}$	—	Output	CLOCK SIGNAL OUTPUT Differential video clock output signal. This is the lowest jitter output of the device. See Section 3.7.1 for operation.
32	DIV_VDD	—	Power	Positive power supply connection for the divider block. Connect to filtered +1.8V DC.
33, 34	VCO, $\overline{\text{VCO}}$	Analog	Input	Differential input for the external VCO reference signal. When using the recommended VCO, leave $\overline{\text{VCO}}$ unconnected. See Section 3.3.4 for operation.

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Type	Description
35	VCO_GND	—	Power	Ground reference for the external voltage controlled oscillator. Connect to pins 2, 4, 6, and 8 of the GO1555.
36	LF	Analog	Output	Control voltage for the external voltage controlled oscillator. Connect to pin 5 of the GO1555 via a low pass filter. See Applications Information on page 23 .
37	CP_RES	Analog	Input	Charge pump current control. Connect to VCO_GND via a 10kΩ resistor.
38	CP_VDD	—	Power	Power supply for the internal charge pump block (nominally +2.5V DC). Connect to VCO_VDD (pin 39).
39	VCO_VDD	—	Power	Power supply for the external voltage controlled oscillator (+2.5V DC). Connect to pin 7 of the GO1555. This pin is an output. Must be isolated from all other power supplies.
—	Ground Pad	—	Power	Ground pad on bottom of package must be soldered to AGND plane of PCB.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1: Absolute Maximum Ratings

Parameter	Value
Supply Voltage (SE_VDD, REG_VDD)	-0.3 to +4.0 V _{DC}
Core Supply Voltage (all 1.8V supplies)	-0.3 to +2.2 V _{DC}
Input ESD Voltage	1 kV HBM
Storage Temperature	-50°C < T _S < 125°C
Operating Temperature	-20°C < T _A < 85°C

Note: Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions or at any other condition beyond those indicated in the AC/DC Electrical Characteristic sections is not implied.

2.2 DC Electrical Characteristics

Table 2-2: DC Electrical Characteristics

V_{DD} = 1.8V ±5%, 3.3V ±5%; T_A = -20°C to 85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Operating Temperature Range	T _A	—	-20	25	85	°C	—
Power Consumption (SE_VDD = 1.8V Nominal)	P _{1.8V}	1.8V Rail	—	156	270	mW	—
		3.3V Rail	—	58	87	mW	—
Power Consumption (SE_VDD = 3.3V Nominal)	P _{3.3V}	1.8V Rail	—	132	243	mW	—
		3.3V Rail	—	133	156	mW	—
+1.8V Power Supply Voltage	—	—	1.71	1.8	1.89	V	—
+3.3V Power Supply Voltage	—	—	3.135	3.3	3.465	V	—
+2.5V Regulator Output Voltage	—	Output load of 3-12mA	2.375	2.5	2.625	V	—
Input Voltage, Logic LOW	V _{IL}	—	—	0	0.35 x IO_VDD	V	1, 5
Input Voltage, Logic HIGH	V _{IH}	—	0.65 x IO_VDD	1.8	—	V	1, 5
Output Voltage, Logic LOW	V _{OL}	1.8V or 3.3V operation	—	0	0.4	V	2, 3, 5


Table 2-2: DC Electrical Characteristics (Continued)

$V_{DD} = 1.8V \pm 5\%, 3.3V \pm 5\%$; $T_A = -20^\circ C$ to $85^\circ C$, unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Output Voltage, Logic HIGH	V_{OH}	1.8V operation	$0.65 \times IO_VDD$	1.8	—	V	2, 3, 5
		3.3V operation	$0.65 \times IO_VDD$	3.3	—	V	2, 3, 5
Clock Output Drive Current		1.8V operation	—	10	—	mA	2, 3, 4
		3.3V operation	—	8	—	mA	2, 3, 4
Differential Input Common Mode Voltage	V_{ICM}	—	1.12	1.25	1.38	V	—
Differential Input Swing	V_{IDIFF}	—	240	350	460	mV	—
Differential Clock Output Common Mode Voltage	V_{OCM}	100 Ω termination between CLKOUT and \overline{CLKOUT}	—	1.45	—	V	—
Differential Clock Output Swing	V_{ODIFF}	100 Ω termination between CLKOUT and \overline{CLKOUT}	250	350	460	mV	6

Notes:

1. For all LVCMOS compatible inputs.
2. For LVCMOS compatible output SE_CLK.
3. For LVCMOS compatible output LOCK.
4. While still satisfying V_{OL} max and V_{OH} min.
5. IO_VDD refers to the power supply that supplies the particular pin in question. D_VDD supplies pins 10-21. IN_VDD supplies CLKIN_SE. SE_VDD supplies CLKOUT_SE.
6. Differential swing as defined here:



2.3 AC Electrical Characteristics

Table 2-3: AC Electrical Characteristics

$V_{DD} = 1.8V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$, unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Input Jitter Tolerance	IJT	< 0.5Hz	-10	—	10	UI	1
		0.5Hz to 1Hz	-5	—	5	UI	1
		1Hz to 100Hz	-1	—	1	UI	1
		> 100Hz	-0.1	—	0.1	UI	1
Output Jitter Differential Output		100kHz to 10MHz	—	20	—	ps	—
		Unfiltered	—	40	—	ps	—
Output Jitter Single-ended Output		100kHz to 10MHz	—	60	—	ps	—
		Unfiltered	—	100	—	ps	—
Output Duty Cycle		Differential output	45	—	55	%	—
		Single-ended output	40	—	60	%	—
Differential Clock Output Rise / Fall Time		100Ω diff. load	—	500	—	ps	—
Single-ended Clock Output Rise / Fall Time		10 pF load	—	1200	—	ps	—
Input Clock Frequency		—	12	—	165	MHz	—
Output Clock Frequency		—	12	—	165	MHz	—
Lock Detect Time	t_{LOCKD}	Within 300ppm of reference frequency	—	—	500	μs	—
Unlock Detect Time	$t_{UNLOCKD}$	Within 700ppm of reference frequency	—	—	500	μs	—
Lock Time	t_{LOCK}	—	—	—	1	s	2

Table 2-3: AC Electrical Characteristics (Continued) $V_{DD} = 1.8V \pm 5\%$, $T_A = 0^\circ C$ to $70^\circ C$, unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Device Latency		Differential in, Differential out, SKEW_EN = LOW	—	1.2	—	ns	—
		Differential in, Differential out, SKEW_EN = HIGH	—	1.2 - $T_{out}/4$	—	ns	—
		Single-ended in, single-ended out, SKEW_EN = LOW	—	3.5	—	ns	—
		Single-ended in, single-ended out, SKEW_EN = HIGH	—	3.5 - $T_{out}/4$	—	ns	—
Device Latency Difference		—	—	750	—	ps	3

Notes:

1. One UI refers to one cycle of the input CLK.
2. Assuming power up has already occurred.
3. Difference between cleaning and bypass modes.

3. Detailed Description

3.1 Functional Overview

The GS4915 provides a low jitter clock output when fed with an HD or SD video clock input. Other input clock frequencies between 12MHz and 165MHz can be automatically passed through to the GS4915 outputs.

An internal 2:1 mux allows the user to select between a differential (CML/LVDS compatible) or single-ended (LVCMOS) input clock. Both a single-ended LVCMOS-compatible and an LVDS-compatible differential output are provided.

The GS4915 may operate in either auto or fixed frequency mode. In auto mode, the device will automatically clean the selected input clock if its frequency is found to be one of the supported SD or HD clock rates. In fixed mode, the user selects only one of these frequencies to be cleaned.

In addition, the device allows the user to select between auto or manual bypass operation. In autobypass mode, the GS4915 will automatically bypass its cleaning stage and pass the input clock signal directly to the output whenever the device is unlocked which includes the case where the input frequency is something other than the five frequencies supported. In manual bypass mode, the input signal passes through directly to the output.

The GS4915 can optionally double the output frequency for 74.25MHz or 74.175MHz HD clocks in order to provide optimal jitter performance of some serializers.

The GS4915 also provides the user with a 2-state skew control. The output clocks produced by the device may be advanced by $\frac{1}{4}$ of an output CLK period in order to accommodate downstream setup and hold requirements.

The GS4915 is designed to operate with the GO1555 VCO.

The GS4915 Clock Cleaner complements Semtech's GS4911B Clock and Timing Generator for implementing a video genlock solution. Whereas the GS4911B itself cleans low-frequency jitter, the GS4915 is designed to clean primarily the higher frequency jitter of clocks generated by the GS4911B.

3.2 Clock Inputs

The GS4915 contains two separate input buffers to accept either a differential or single-ended input clock. The applied clock(s) can be any video clock needing cleaning, although typically it will be the video clock specifically used for serialization.

The frequency of the applied clock signal(s) must be between 12MHz and 165MHz.

The clock input buffers use a separate power supply of +1.8V DC supplied via the IN_VDD pin.

3.2.1 Differential Clock Input

A differential LVDS clock signal conforming to the TIA/EIA-644-A standard may be AC-coupled to the CLKIN and $\overline{\text{CLKIN}}$ pins.

If the GS4911B/10B/01B/00B is used, the PCLK3 and $\overline{\text{PCLK3}}$ outputs from that device may be directly connected to the CLKIN and $\overline{\text{CLKIN}}$ inputs of the GS4915, respectively.

The CLKIN and $\overline{\text{CLKIN}}$ input traces should be tightly-coupled with a controlled differential impedance of 100Ω. The pair should be terminated with 100Ω at the input to the device as no internal termination is provided.

This input clock is selected as the one to be cleaned by the GS4915 when the IPSEL pin is set LOW.

The clock can be DC-coupled if the levels are appropriate, but only AC-coupling is recommended. These inputs are both LVDS and CML compatible, and AC-coupling is only required in cases where the common mode does not line up.

3.2.2 Single-Ended Clock Input

A single-ended clock signal at from 1.8V - 3.3V CMOS levels may be DC-coupled to the CLKIN_SE pin.

If the GS4911B/10B/01B/00B is used, the PCLK1 or PCLK2 output from that device may be directly connected to the CLKIN_SE input of the GS4915.

3.2.3 Input Clock Selection

An internal 2x1 input multiplexer is provided to allow switching between the differential and single-ended clock inputs using one external pin. When IPSEL is set LOW, the differential clock at the CLKIN/ $\overline{\text{CLKIN}}$ pins is selected as the one to be processed by the device. When IPSEL is set HIGH, the single-ended clock at the CLKIN_SE pin is selected as the one to be processed.

3.2.4 Unused Clock Inputs

If the application will only provide a differential clock input, then the CLKIN_SE input pin should be connected to AGND.

If only a single-ended clock will be provided, then the CLKIN/ $\overline{\text{CLKIN}}$ pins should be left unconnected.

3.3 Clock Cleaning PLL

To obtain a low-jitter output clock signal, the GS4915 uses a clock cleaning phase-locked loop. This block will always attempt to lock an external 1.485GHz VCO signal to the selected input clock. Internal dividers, set by the digital control block based on the frequency mode of the device (see [Section 3.4.1](#)), are used to obtain the final output clock of 27MHz (divide by 55), 74.25MHz/74.175MHz (divide by 20), or 148.5MHz/148.35MHz (divide by 10).

3.3.1 Phase Detector

The GS4915's phase detector can identify phase misalignment between the selected input clock and the reference clock provided by the external VCO, and correspondingly signal the charge pump to alter the VCO control voltage.

3.3.2 Charge Pump

The charge pump block of the PLL is powered externally by +2.5V DC applied to CP_VDD. This is provided by the GS4915 itself at the VCO_VDD pin. An external RC filter at the CP_VDD pin is recommended to reduce supply noise for best jitter performance. Please refer to the [Applications Information on page 23](#).

An external resistance connected to the CP_RES pin is used to set the charge pump reference current of the device. Typically, the CP_RES pin will be connected through 10k Ω to VCO_GND.

3.3.3 Loop Filter

The GS4915 PLL loop filter is an external first order filter formed by a series RC connection as shown in [Table 3-1: Loop Filter Component Values](#). The loop filter resistor value sets the bandwidth of the PLL and the capacitor value controls its stability and lock time. A loop filter resistor value between 1 Ω and 20 Ω and a loop filter capacitor value between 1 μ F and 33 μ F are recommended.

The GS4915 uses a non-linear, bang-bang, PLL, therefore its bandwidth scales linearly with the input jitter amplitude - greater input jitter results in a smaller loop bandwidth causing more of the input jitter to be rejected. For a given input jitter amplitude, a smaller loop filter resistor produces a narrower loop bandwidth. With an input jitter amplitude of 300ps, for example, the PLL bandwidth can be adjusted from 2kHz to 40kHz by varying the loop filter resistor, as shown in the table below. For use with GS4911, a narrow loop bandwidth is recommended.

Increasing the loop filter capacitor value increases the stability of the PLL, but results in a longer lock time. For loop filter resistors smaller than 7 Ω , a capacitor value of 33 μ F is recommended, while larger resistor values can accommodate smaller capacitors. Sample combinations of the loop filter resistor and capacitor values are shown in the table below, along with the resulting loop bandwidth. Additional loop bandwidths can be achieved by using different loop filter resistor values.

Table 3-1: Loop Filter Component Values

Loop Filter R	Typical Loop Bandwidth*	Recommended Loop Filter C	Comments
1 Ω	2kHz	33 μ F	Narrow bandwidth—provides maximum jitter reduction. Long lock-time.
7 Ω	8kHz	10 μ F	—
20 Ω	40kHz	1 μ F	Wide bandwidth. Fast lock-time.

Note:

1. *Measured with 300ps pk-pk input jitter on CLK.

3.3.4 External VCO

The GS4915 uses the external GO1555 Voltage Controlled Oscillator as part of its phase-locked loop. This external VCO implementation was chosen to ensure superior jitter performance of the device.

Power for the external VCO is generated entirely by the GS4915 from an on-chip voltage regulator. The internal regulator uses +3.3V DC supplied at the REG_VDD pin to provide +2.5V at the VCO_VDD pin.

Based on the control voltage output by the GS4915 on the LF pin, the GO1555 produces a 1.485GHz reference signal for the PLL. This signal must be run via a 50Ω controlled-impedance trace to the VCO pin of the GS4915. The VCO receiver block of the device will then convert this single-ended signal into the differential 1.485GHz reference signal used by the clock cleaning PLL.

Both the reference and controls signals should be referenced to the supplied VCO_GND, as shown in the recommended application circuit of the [Applications Information on page 23](#).

3.4 Modes of Operation

The GS4915 may operate in one of two possible frequency modes, and in one of three possible bypass modes. The combination of the frequency mode and bypass mode will determine the frequency and jitter of the output clock.

3.4.1 Frequency Modes

The frequency mode of the device is determined entirely by the setting of the external FCTRL[1:0] pins.

Table 3-2: GS4915 Frequency Modes

FCTRL[1:0]	Frequency Mode
00	Auto
01	Fixed – 27MHz ± 0.4%
10	Fixed – 74.25MHz ± 0.4%
11	Fixed – 148.5MHz ± 0.4%

In both Auto and Fixed Frequency modes, the GS4915 will measure the selected input clock frequency to determine if it is in any of the following ranges: 27MHz ± 0.4%, 74.25MHz ± 0.4%, or 148.5MHz ± 0.4% (these ranges include the 74.25MHz/1.001 and 148.5MHz/1.001 video clock frequencies).

3.4.1.1 Auto Frequency Mode

When FCTRL[1:0] = 00, the device will operate in Auto Frequency mode. In this mode, the GS4915 will automatically clean the selected input clock if its frequency is found to be contained in any of the ranges listed above.

The LOCK output pin will be HIGH whenever the device has successfully locked its cleaning PLL to the selected input clock. In Auto Frequency mode, LOCK will be HIGH if the input clock frequency is $27\text{MHz} \pm 0.4\%$, $74.25\text{MHz} \pm 0.4\%$, or $148.5\text{MHz} \pm 0.4\%$.

If the input clock varies by more than $\pm 6.4\%$, the LOCK output pin will be LOW. Between 0.4% and 6.4% , the device may lock or bypass, as shown in Figure 3-1. Frequencies in this range should not be applied to the device.




Figure 3-1: Locked, Undefined and Unlocked regions

3.4.1.2 Fixed Frequency Mode

When FCTRL[1:0] \neq 00, the device will operate in Fixed Frequency mode. In this mode, the device will only clean the selected input clock if its frequency is found to be in the range defined by the particular setting of the FCTRL[1:0] pins.

For example, if FCTRL[1:0] = 01, the GS4915 will only clean the input clock if its frequency is $27\text{MHz} \pm 0.4\%$; if FCTRL[1:0] = 10, the GS4915 will only clean the input clock if its frequency is $74.25\text{MHz} \pm 0.4\%$; and if FCTRL[1:0] = 11, the GS4915 will only clean the input clock if its frequency is $148.5\text{MHz} \pm 0.4\%$.

In Fixed Frequency mode, the LOCK output pin will be set HIGH after the device has locked its cleaning PLL to the selected input clock, and only if the input clock frequency matches the frequency selected by the setting of the FCTRL[1:0] pins. Otherwise, LOCK will be LOW.

3.4.2 Bypass Modes

The bypass mode of the device is determined by the setting of the external $\overline{\text{AUTOBYPASS}}$ and BYPASS pins.

Table 3-3: GS4915 Bypass Modes

$\overline{\text{AUTOBYPASS}}$	BYPASS	Bypass Mode
0	X	Autobypass Mode
1	0	Forced Output Mode
1	1	Manual Bypass Mode

Note: 'X' indicates a "don't care" condition.

3.4.2.1 Autobypass Mode

When $\overline{\text{AUTOBYPASS}}$ is LOW, the device will operate in Autobypass mode. In this mode, the GS4915 will bypass its cleaning stage and pass the selected input clock signal directly to the output whenever LOCK is LOW.

3.4.2.2 Manual Bypass Mode

When $\overline{\text{AUTOBYPASS}}$ and BYPASS are both HIGH, the GS4915 will operate in Manual Bypass Mode. In this mode, the GS4915 will bypass its cleaning stage and pass the selected input clock signal directly to the output.

Note: If operating in Manual Bypass mode, the LOCK output pin should be ignored. Depending on the set frequency mode of the device and the detected frequency of the selected input clock, the cleaning PLL of the device may achieve lock and so may set the LOCK pin HIGH; however, the output clock will always be a copy of the input clock, and NOT the cleaned clock.

3.4.2.3 Forced Output Mode

If $\overline{\text{AUTOBYPASS}}$ is HIGH and BYPASS is set LOW, the device will operate in Forced Output mode. In this mode, the cleaning stage of the device is never bypassed, and so the output clock will always be the clock output by the device's PLL, even in an unlocked condition.

When LOCK is HIGH, the output clock will be low-jitter and locked to the selected input clock. But when LOCK is LOW in Forced Output mode, the output clock should not be used.

3.5 Output Clock Frequency and Jitter

The frequency and jitter of the output clock are determined by:

- the frequency of the input clock,
- the differential or single-ended input and output clocks,
- the selected frequency mode,
- the selected bypass mode, and
- the setting of the DOUBLE pin.

When the DOUBLE pin is set HIGH, the output clock frequency will be double the input only when the selected input clock frequency is determined to be 74.25MHz \pm 0.4%. Otherwise, the setting of the DOUBLE pin will have no effect on the frequency of the output clock.

The output clock will be low jitter when the LOCK pin is HIGH. The only exception to this is if operating in Manual Bypass mode, see [Section 3.4.2. Table 3-4, Table 3-5, and Table 3-6](#) summarize the output frequency and LOCK behaviour of the device given the frequency of the input clock, the selected frequency mode, and the setting of the DOUBLE pin for Autobypass, Manual Bypass, and Forced Output modes, respectively. In each table, 'X' indicates a "don't care" condition.

Table 3-4: Output Behaviour in Autobypass Mode

FCTRL[1:0]	Input	DOUBLE	LOCK	Output
Auto [00]	27MHz	X	HIGH	27MHz
	74.25MHz	0	HIGH	74.25MHz
		1	HIGH	148.5MHz
	148.5MHz	X	HIGH	148.5MHz
	Other	X	LOW	Input
Fixed – 27MHz [01]	27MHz	X	HIGH	27MHz
	74.25MHz	X	LOW	74.25MHz
	148.5MHz	X	LOW	148.5MHz
	Other	X	LOW	Input
Fixed – 74.25MHz [10]	27MHz	X	LOW	27MHz
	74.25MHz	0	HIGH	74.25MHz
		1	HIGH	148.5MHz
	148.5MHz	X	LOW	148.5MHz
	Other	X	LOW	Input
Fixed – 148.5MHz [11]	27MHz	X	LOW	27MHz
	74.25MHz	X	LOW	74.25MHz
	148.5MHz	X	HIGH	148.5MHz
	Other	X	LOW	Input

Table 3-5: Output Behaviour in Manual Bypass Mode

FCTRL[1:0]	Input	DOUBLE	LOCK	Output
Auto [00]	27MHz	X	HIGH*	27MHz
	74.25MHz	X	HIGH*	74.25MHz
	148.5MHz	X	HIGH*	148.5MHz
	Other	X	LOW	Input
Fixed – 27MHz [01]	27MHz	X	HIGH*	27MHz
	74.25MHz	X	LOW	74.25MHz
	148.5MHz	X	LOW	148.5MHz
	Other	X	LOW	Input
Fixed – 74.25MHz [10]	27MHz	0	LOW	27MHz
	74.25MHz	0	HIGH*	74.25MHz
	148.5MHz	0	LOW	148.5MHz
	Other	0	LOW	Input
Fixed – 148.5MHz [11]	27MHz	X	LOW	27MHz
	74.25MHz	X	LOW	74.25MHz
	148.5MHz	X	HIGH*	148.5MHz
	Other	X	LOW	Input

***Note:** Although LOCK = HIGH under these conditions, the output clock will be a copy of the selected input clock and will have the jitter of the input clock.

Table 3-6: Output Behaviour in Forced Output Mode

FCTRL[1:0]	Input	DOUBLE	LOCK	Output
Auto [00]	27MHz	X	HIGH	27MHz
	74.25MHz	0	HIGH	74.25MHz
		1	HIGH	148.5MHz
	148.5MHz	X	HIGH	148.5MHz
	Other	X	LOW	Last locked*
Fixed – 27MHz [01]	27MHz	X	HIGH	27MHz
	74.25MHz	X	LOW	27MHz
	148.5MHz	X	LOW	27MHz
	Other	X	LOW	27MHz

Table 3-6: Output Behaviour in Forced Output Mode (Continued)


FCTRL[1:0]	Input	DOUBLE	LOCK	Output
Fixed – 74.25MHz [10]	27MHz	0	LOW	74.25MHz
		1	LOW	148.5MHz
	74.25MHz	0	HIGH	74.25MHz
		1	HIGH	148.5MHz
	148.5MHz	0	LOW	74.25MHz
		1	LOW	148.5MHz
	Other	0	LOW	74.25MHz
		1	LOW	148.5MHz
Fixed – 148.5MHz [11]	27MHz	X	LOW	148.5MHz
	74.25MHz	X	LOW	148.5MHz
	148.5MHz	X	HIGH	148.5MHz
	Other	X	LOW	148.5MHz

***Note:** The output clock will remain within $\pm 5\%$ of the last locked frequency if an input frequency other than 27MHz, 74.25MHz, or 148.5MHz is applied to the selected clock input. If operating under these conditions upon power-up, the output frequency will be 74.25MHz $\pm 5\%$.

3.6 Output Skew

The GS4915 provides the user with the option of advancing the phase of the output clock from that of the input clock. This feature is controlled by the external SKEW_EN pin.

When SKEW_EN is set LOW, the output clock will be delayed from the selected input clock only by the latency of the device. By setting SKEW_EN = HIGH, the user can advance the output clock from the selected input clock by one quarter of an output period, minus the latency of the device. Please see [Figure 3-2](#).

**Figure 3-2: Output Skew Behaviour of the GS4915**

3.7 Clock Outputs

The GS4915 presents both differential and single-ended clock outputs. When the LOCK output signal is HIGH, these clock outputs will be low-jitter and locked to the selected input clock.

Note: If in Manual Bypass mode, the LOCK pin may be HIGH although the output clock will always be a copy of the input clock, and NOT the cleaned clock.

The frequency of the differential and single-ended clock outputs will be identical and will be determined as described in [Section 3.5](#).

3.7.1 Differential Clock Output

A CML-based driver is used to provide the differential clock output at the CLKOUT and $\overline{\text{CLKOUT}}$ pins. Although this driver will output a signal amplitude that is compatible to the TIA/EIA-644 LVDS standard, it has an incompatible common mode level. Therefore, AC-coupling and external biasing resistors are required if interfacing the differential clock outputs from the GS4915 to a true LVDS receiver. The common mode is, however, compatible with the LVDS inputs on most FPGAs and can be DC-coupled.

This is the lowest-jitter output of the GS4915.

The differential clock output driver uses a separate power supply of +1.8V DC supplied via the DIFF_OUT_VDD pin.

3.7.2 Single-Ended Clock Output

The single-ended output clock is present at the CLKOUT_SE pin. The signal will operate at either 1.8V or 3.3V CMOS levels, as determined by the voltage applied to the SE_VDD pin.

The single-ended clock output pre-drive uses a separate power supply of +1.8V DC supplied via the D_VDD pin.

3.8 Device Reset

3.8.1 Hardware Reset

In order to reset the GS4915 to their defaults conditions, the RESET pin must be held LOW for a minimum of $t_{\text{reset}} = 0.5\text{ms}$.

4. Applications Information

4.1 Typical Application Circuit




Figure 4-1: GS4915 Typical Application Circuit


5. References & Relevant Standards

Table 5-1: References & Relevant Standards

EIA/JEDEC JESD8-B	Interface standard for 3V/3.3V Supply Digital Integrated Circuits
EIA/JEDEC JESD8-7	Interface standard for 1.8-V Supply Digital Integrated Circuits
TIA/EIA-644-A	Electrical Characteristics of Low Voltage Differential Signalling (LVDS) Interface Circuits
SMPTE 240M-1999	1125-Line High Definition Production Systems - Signal Parameters
SMPTE 259M-1997	10-bit 4:2:2 Component and 4fsc Composite Digital Signals - Serial Digital Interface
SMPTE 274M-1998	1920 x 1080 Scanning and Analog and Parallel Digital Interfaces for Multiple Picture Rates
SMPTE 292M-1998	Bit-Serial Digital Interface for High-Definition Television Systems
SMPTE 294M-1997	720 x 483 Active Line at 59.94-Hz Progressive Scan Production - Bit-Serial Interfaces
SMPTE 295M-1997	1920 x 1080 50 Hz - Scanning and Interfaces
SMPTE 296M-1997	1280 x 720 Scanning, Analog and Digital Representation and Analog Interface
SMPTE RP 184-2004	Specification of Jitter in Bit-Serial Digital Systems
SMPTE RP 211-2000	Implementation of 24P, 25P and 30P Segmented Frames for 1920 x 1080 Production Format
ITU-R BT.656	Interface for Digital Component Video Signals in 525-Line and 625-Line Television Systems
ITU-R BT.709-4	Parameter Values for the HDTV Standards for Production and International Program Exchange

6. Package & Ordering Information

6.1 Package Dimensions



6.2 Solder Reflow Profiles

The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. The recommended standard eutectic reflow profile is shown in Figure 6-1. MSL qualification was performed using the maximum Pb-free reflow profile shown in Figure 6-2.




Figure 6-1: Standard Eutectic Solder Reflow Profile





Figure 6-2: Maximum Pb-Free Solder Reflow Profile (Preferred)

6.3 Recommended PCB Footprint



Note: Suggested dimensions only. Final dimensions should conform to customer design rules 1 and process optimizations.

6.4 Packaging Data

Parameter	Value
Package Type	6mm x 6mm 40-pin QFN
Moisture Sensitivity Level	3
Junction to Case Thermal Resistance, θ_{j-c}	19.9°C/W
Junction to Air Thermal Resistance, θ_{j-a} (at zero airflow)	34.9°C/W
Junction to Board Thermal Resistance, θ_{j-b}	12.5°C/W
Psi, ψ	0.5°C/W
Pb-free and RoHS Compliant	Yes

6.5 Ordering Information

Part Number	Package	Temperature Range
GS4915–INE3	Pb-free 40-pin QFN	-20°C to 85°C



IMPORTANT NOTICE

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2015

Contact Information

Semtech Corporation
200 Flynn Road, Camarillo, CA 93012
Phone: (805) 498-2111, Fax: (805) 498-3804
www.semtech.com