READ MODE

The DS1220AB and DS1220AD execute a read cycle whenever \overline{WE} (Write Enable) is inactive (high) and \overline{CE} (Chip Enable) and \overline{OE} (Output Enable) are active (low). The unique address specified by the 11 address inputs (A0-A10) defines which of the 2048 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that the \overline{CE} and \overline{OE} access times are also satisfied. If \overline{CE} and \overline{OE} access times are not satisfied, then data access must be measured from the later-occurring signal and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for \overline{OE} rather than address access.

WRITE MODE

The DS1220AB and DS1220AD execute a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The latter occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. WE must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS1220AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5V. The DS1220AD provides full functional capability for V_{CC} greater than 4.5 volts and write protects by 4.25V. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC} . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the DS1220AB and 4.5 volts for the DS1220AD.

FRESHNESS SEAL

Each DS1220 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level of greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground **Operating Temperature** Storage Temperature Soldering Temperature Caution: Do Not Reflow

-0.3V to +6.0V 0° C to 70° C; -40° C to $+85^{\circ}$ C for IND parts -40° C to $+70^{\circ}$ C; -40° C to $+85^{\circ}$ C for IND parts +260°C for 10 seconds (Wave or Hand Solder Only)

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS					T _A : See	Note 10)
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
DS1220AB Power Supply Voltage	V _{CC}	4.75	5.0	5.25	V	
DS1220AD Power Supply Voltage	V _{CC}	4.50	5.0	5.50	V	
Logic 1	V _{IH}	2.2		V _{CC}	V	
Logic 0	V _{IL}	0.0		+0.8	V	

 ΛI

(T_A: See Note 10)

 $(T_{A} = 25^{\circ}C)$

DC FI FCTRICAL	CHARACTERISTICS

(V_{CC} =5V \pm 5% for DS1220AB) r_{1}

DC ELECTRICAL CHARACTERISTICS			_{2C} =5∖	<u>/ ± 10%</u>	<u>% tor DS</u>	<u>1220AD)</u>
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I _{IL}	-1.0		+1.0	μΑ	
I/O Leakage Current	т	-1.0		+1.0		
$\overline{CE} \ge V_{IH} \le V_{CC}$	I _{IO}			+1.0	μA	
Output Current @ 2.4V	I _{OH}	-1.0			mA	
Output Current @ 0.4V	I _{OL}	2.0			mA	
Standby Current $\overline{CE} = 2.2V$	I _{CCS1}		5.0	10.0	mA	
Standby Current $\overline{CE} = V_{CC} - 0.5V$	I _{CCS2}		3.0	5.0	mA	
Operating Current (Commercial)	I _{CC01}			75	mA	
Operating Current (Industrial)	I _{CCO1}			85	mA	
Write Protection Voltage (DS1220AB)	V _{TP}	4.5	4.62	4.75	V	
Write Protection Voltage (DS1220AD)	V _{TP}	4.25	4.37	4.5	V	

CAPACITANCE

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5	10	pF	
Input/Output Capacitance	C _{I/O}		5	12	pF	


DS1220AB/AD

						(T _{A:} See	e Note 10)
				$(V_{CC} = 5)$	$5.0V\pm5$	% for D	S1220AB
AC ELECTRICAL CHAR	C ELECTRICAL CHARACTERISTICS (% for DS	S1220AD)
			DAB-100		DAB-120		
PARAMETER	SYMBOL)AD-100		DAD-120	UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	t _{RC}	100		120		ns	
Access Time	t _{ACC}		100		120	ns	
\overline{OE} to Output Valid	t _{OE}		50		60	ns	
$\overline{\text{CE}}$ to Output Valid	t _{CO}		100		120	ns	
\overline{OE} or \overline{CE} to Output Active	t _{COE}	5		5		ns	5
Output High Z from Deselection	t _{OD}		35		35	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	t _{WC}	100		120		ns	
Write Pulse Width	t _{WP}	75		90		ns	3
Address Setup Time	t _{AW}	0		0		ns	
Write Recovery Time	t _{WR1}	0		0		ns	12
	t _{WR2}	10		10		ns	13
Output High from \overline{WE}	t _{ODW}		35		35	ns	5
Output Active from \overline{WE}	t _{OEW}	5		5		ns	4
Data Setup Time	t _{DS}	40		50		ns	4
Data Hold Time	t _{DH1}	0		0		ns	12
	t _{DH2}	10		10		ns	13

DS1220AB/AD


AC ELECTRICAL CHARACTERISTICS							
PARAMETER	SYMBOL	DS1220AD-150			0AB-200 0AD-200 MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	MIN 150	MAX	200	MAA	ns	
Access Time	t _{ACC}	100	150	200	200	ns	
OE to Output Valid	t _{OE}		70		100	ns	
CE to Output Valid	t _{CO}		150		200	ns	
\overline{OE} or \overline{CE} to Output Active	t _{COE}	5		5		ns	5
Output High Z from Deselection	t _{OD}		35		35	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	t _{wc}	150		200		ns	
Write Pulse Width	t _{WP}	100		150		ns	3
Address Setup Time	t _{AW}	0		0		ns	
Write Recovery Time	t _{WR1}	0		0		ns	12
	t _{WR2}	10		10		ns	13
Output High Z from \overline{WE}	t _{ODW}		35		35	ns	5
Output Active from \overline{WE}	t _{OEW}	5		5		ns	4
Data Setup Time	t _{DS}	60		50		ns	4
Data Hold Time	t _{DH1}	0		0		ns	12
	t _{DH2}	10		10		ns	13

READ CYCLE




SEE NOTE 1

WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8 AND 12 WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8 AND 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING

 $(T_A: See Note 10)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V_{CC} Fail Detect to \overline{CE} and \overline{WE} Inactive	t _{PD}			1.5	μs	11
V_{CC} slew from V_{TP} to $0V$	t _F	300			μs	
V_{CC} slew from 0V to V_{TP}	t _R	300			μs	
V_{CC} Valid to \overline{CE} and \overline{WE} Inactive	t _{PU}			2	ms	
V _{CC} Valid to End of Write Protection	t _{REC}			125	ms	

 $(T_{A} = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	10			years	9

WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in the battery backup mode.

NOTES:

- 1. WE is high for a read cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high-impedance state.
- 3. t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of \overline{CE} or \overline{CE} going low to the earlier of \overline{CE} or \overline{WE} going high.
- 4. t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the CE low transition occurs simultaneously with or later than the WE low transition, the output buffers remain in a high-impedance state during this period.
- 7. If the \overline{CE} high transition occurs prior to or simultaneously with the \overline{WE} high transition, the output buffers remain in a high-impedance state during this period.

- 8. If \overline{WE} is low or the \overline{WE} low transition occurs prior to or simultaneously with the \overline{CE} low transition, the output buffers remain in a high-impedance state during this period.
- 9. Each DS1220AB and each DS1220AD has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user. This parameter is guaranteed by design and is not 100% tested.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V_{CC} .
- 12. t_{WR1} , t_{DH1} are measured from WE going high.
- 13. t_{WR2} , t_{DH2} are measured from CE going high.
- 14. DS1220 modules are recognized by Underwriters Laboratory (U.L.®) under file E99151.

DC TEST CONDITIONS

Outputs Open Cycle = 200ns for Operating Current All Voltages Are Referenced to Ground

AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 - 3.0V Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5ns

PART NUMBER	TEMPERATURE RANGE	SUPPLY TOLERANCE	PIN/PACKAGE	SPEED GRADE
DS1220AB-100	0° C to $+70^{\circ}$ C	$5V \pm 5\%$	24 / 720 EMOD	100ns
DS1220AB-100+	0° C to $+70^{\circ}$ C	$5V \pm 5\%$	24 / 720 EMOD	100ns
DS1220AB-100IND	-40°C to +85°C	$5V \pm 5\%$	24 / 720 EMOD	100ns
DS1220AB-100IND+	-40°C to +85°C	$5V \pm 5\%$	24 / 720 EMOD	100ns
DS1220AB-120	0° C to $+70^{\circ}$ C	$5V \pm 5\%$	24 / 720 EMOD	120ns
DS1220AB-120+	0° C to $+70^{\circ}$ C	$5V \pm 5\%$	24 / 720 EMOD	120ns
DS1220AB-150	0° C to $+70^{\circ}$ C	$5V \pm 5\%$	24 / 720 EMOD	150ns
DS1220AB-150+	0° C to $+70^{\circ}$ C	$5V \pm 5\%$	24 / 720 EMOD	150ns
DS1220AB-200	0° C to $+70^{\circ}$ C	$5V \pm 5\%$	24 / 720 EMOD	200ns
DS1220AB-200+	0° C to $+70^{\circ}$ C	$5V \pm 5\%$	24 / 720 EMOD	200ns
DS1220AB-200IND	-40°C to +85°C	$5V \pm 5\%$	24 / 720 EMOD	200ns
DS1220AB-200IND+	-40°C to +85°C	$5V \pm 5\%$	24 / 720 EMOD	200ns
DS1220AD-100	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	100ns
DS1220AD-100+	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	100ns
DS1220AD-100IND	-40°C to +85°C	$5V \pm 10\%$	24 / 720 EMOD	100ns
DS1220AD-100IND+	-40°C to +85°C	$5V \pm 10\%$	24 / 720 EMOD	100ns
DS1220AD-120	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	120ns
DS1220AD-120+	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	120ns
DS1220AD-150	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	150ns
DS1220AD-150+	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	150ns
DS1220AD-200	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	200ns
DS1220AD-200+	0° C to $+70^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	200ns
DS1220AD-200IND	-40° C to $+85^{\circ}$ C	$5V \pm 10\%$	24 / 720 EMOD	200ns
DS1220AD-200IND+	-40°C to +85°C	$5V \pm 10\%$	24 / 720 EMOD	200ns

ORDERING INFORMATION

+ Denotes lead-free/RoHS-compliant product.

PACKAGE INFORMATION

For the latest package outline information and land patterns, go to <u>http://www.maxim-ic.com/packages</u>.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
24 MOD	MDT24+1	<u>21-0245</u>

REVISION HISTORY

REVISION DATE	DESCRIPTION	PAGES CHANGED				
121907	Added package information table. Removed the DIP module package drawing and dimension table.	9				