

# **PRELIMINARY**



## **Contents**

Blocks and Functionality	3
CPU Subsystem	
BLE Subsystem	
System Resources Subsystem	
Peripheral Blocks	5
Pinouts	8
Power	13
Low-Power Modes	13
Development Support	15
Documentation	
Online	15
Tools	15
Kits	15
Electrical Specifications	16
Absolute Maximum Ratings	16
BLE Subsystem	16
Device-Level Specifications	
Analog Perinherals	

Digital Peripherals	26
Memory	29
System Resources	29
Ordering Information	33
Part Numbering Conventions	33
Packaging	35
Acronyms	37
Document Conventions	39
Units of Measure	39
Revision History	40
Sales, Solutions, and Legal Information	41
Worldwide Sales and Design Support	41
Products	
PSoC® Solutions	41
Cypress Developer Community	41
Technical Support	



## **Blocks and Functionality**

The CYBL10X6X block diagram is shown in Figure 1. There are five major subsystems: CPU subsystem, BLE subsystem, system resources, peripheral blocks, and I/O subsystem.




Figure 1. Block Diagram

The PRoC BLE family includes extensive support for programming, testing, debugging, and tracing both hardware and firmware. The complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for PRoC BLE devices. The SWD interface is fully compatible with industry-standard third-party tools. PRoC BLE also supports disabling the SWD interface and has a robust flash-protection feature.





## **CPU Subsystem**

#### CPU

The CYBL10X6X device is based on an energy-efficient ARM Cortex-M0 32-bit processor, offering low power consumption, high performance, and reduced code size using 16-bit thumb instructions. The Cortex-M0's ability to perform single-cycle 32-bit arithmetic and logic operations, including single-cycle 32-bit multiplication, helps in better performance. The inclusion of the tightly-integrated Nested Vectored Interrupt Controller (NVIC) with 32 interrupt lines enables the Cortex-M0 to achieve a low latency and a deterministic interrupt response.

The CPU also includes a 2-pin interface, the serial wire debug (SWD), which is a 2-wire form of JTAG. The debug circuits are enabled by default and can only be disabled in firmware. If disabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with the new firmware that enables debugging. In addition, it is possible to use the debug pins as GPIO too. The device has four breakpoints and two watchpoints for effective debugging.

#### Flash

The device has a 128-KB flash memory with a flash accelerator, tightly coupled to the CPU to improve average access times from flash. The flash is designed to deliver 1-wait-state (WS) access time at 48 MHz and with 0-WS access time at 24 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average. Part of the flash can be used to emulate EEPROM operation, if required.

During flash erase and programming operations (the maximum erase and program time is 20 ms per row), the IMO will be set to 48 MHz for the duration of the operation. This also applies to the emulated EEPROM. System design must take this into account because peripherals operating from different IMO frequencies will be affected. If it is critical that peripherals continue to operate with no change during flash programming, always set the IMO to 48 MHz and derive the peripheral clocks by dividing down from this frequency.

#### **SRAM**

The low-power 16-KB SRAM memory retains its contents even in Hibernate mode.

#### ROM

The 8-KB supervisory ROM contains a library of executable functions for flash programming. These functions are accessed through supervisory calls (SVC) and enable in-system programming of the flash memory.

#### **BLE Subsystem**

The BLE subsystem consists of the link layer engine and physical layer. The link layer engine supports both master and slave roles. The link layer engine implements time-critical functions such as encryption in the hardware to reduce the power consumption, and provides minimal processor intervention and a high performance. The key protocol elements, such as host control interface (HCI) and link control, are implemented in firmware. The direct test mode (DTM) is included to test the radio performance using a standard Bluetooth tester.

The physical layer consists of a modem and an RF transceiver that transmits and receives BLE packets at the rate of 1 Mbps over the 2.4-GHz ISM band. In the transmit direction, this block performs GFSK modulation and then converts the digital baseband signal of these BLE packets into radio frequency before transmitting them to air through an antenna. In the receive direction, this block converts an RF signal from the antenna to a digital bit stream after performing GFSK demodulation.

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a  $50-\Omega$  antenna terminal through a pi-matching network. The output power is programmable from -18 dBm to +3 dBm to optimize the current consumption for different applications.

The Bluetooth Low Energy protocol stack uses the BLE subsystem and provides the following features:

- Link Layer (LL)
  - □ Master and Slave roles
  - □ 128-bit AES engine
  - □ Encryption
  - □ Low-duty-cycle advertising (Bluetooth 4.1 feature)
  - □ LE Ping (Bluetooth 4.1 feature)
- Bluetooth Low Energy 4.1 single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- Master and slave roles
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel (Bluetooth 4.1 feature)
- GAP features
- ☐ Broadcaster, Observer, Peripheral, and Central roles
- ☐ Security mode 1: Level 1, 2, and 3
- □ Security mode 2: Level 1 and 2
- □ User-defined advertising data
- Multiple-bond support
- GATT features
  - ☐ GATT Client and Server
  - □ Supports GATT subprocedures
  - 32-bit universally unique identifiers (UUID) (Bluetooth 4.1 feature)
- Security Manager (SM)
  - □ Pairing methods: Just Works, Passkey Entry, and Out of Band
  - Authenticated man-in-the-middle (MITM) protection and data signing
- Supports all SIG-adopted BLE profiles

#### System Resources Subsystem

#### Power

The power block includes internal LDOs that supply required voltage levels for different blocks. The power system also includes POR, BOD, and LVD circuits. The POR circuit holds the device in the reset state until the power supplies have stabilized at appropriate levels and the clock is ready. The BOD circuit resets the device when the supply voltage is too low for proper device operation. The LVD circuit generates an interrupt if the supply voltage drops below a user-selectable level.



An external active-LOW reset pin (XRES) can be used to reset the device. The XRES pin has an internal pull-up resistor and, in most applications, does not require any additional pull-up resistors. The power system is described in detail in the "Power" section on page 13.

#### Clock Control

The PRoC BLE clock control is responsible for providing clocks to all subsystems and also for switching between different clock sources without glitching. The clock control for PRoC BLE consists of the IMO and the internal low-speed oscillator (ILO). It uses the 24-MHz external crystal oscillator (ECO) and the 32-kHz WCO. In addition, an external clock may be supplied from a pin.

The device has 12 dividers with 16 divider outputs. Two dividers have additional fractional division capability. The HFCLK signal is divided down, as shown in Figure 2, to generate the system clock (SYSCLK) and peripheral clock (PERx\_CLK) for different peripherals. The system clock (SYSCLK) driving buses, registers, and the processor must be higher than all the other clocks in the system that are divided off HFCLK. The ECO and WCO are present in the BLE subsystem and the clock outputs are routed to the system resources.


#### Internal Main Oscillator (IMO)

The IMO is the primary system clock source, which can be adjusted in the range of 3 MHz to 48 MHz in steps of 1 MHz. The IMO accuracy is  $\pm 2\%$ .

#### Internal Low-Speed Oscillator (ILO)

The ILO is a very-low-power 32-kHz oscillator, which is primarily used to generate clocks for peripheral operations in Deep-Sleep mode. The ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Figure 2. Clock Control



#### External Crystal Oscillator (ECO)

The ECO is used as the active clock for the BLE subsystem to meet the ±50-ppm clock accuracy requirement of the Bluetooth 4.1 specification. The ECO includes a tunable load capacitor to tune the crystal clock frequency by measuring the actual clock frequency. The high-accuracy ECO clock can also be used as a system clock.

#### Watch Crystal Oscillator (WCO)

The WCO is used as the sleep clock for the BLE subsystem to meet the ±500-ppm clock accuracy requirement of the Bluetooth 4.1 specification. The sleep clock provides accurate sleep timing and enables wakeup at specified advertisement and connection intervals. With the WCO and firmware, an accurate real-time clock (within the bounds of the 32.768-kHz crystal accuracy) can be realized.

#### Voltage Reference

The internal bandgap reference circuit with 1% accuracy provides the voltage reference for the 12-bit SAR ADC. To enable better SNRs and absolute accuracy, it will be possible to bypass the internal bandgap reference using a REF pin and to use an external reference for the SAR.

#### Watchdog Timer (WDT)

A watchdog timer is implemented in the system resources subsystem running from the ILO; this allows watchdog operations during Deep-Sleep mode and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the 'Reset Cause' register.


#### Peripheral Blocks

#### 12-Bit SAR ADC

The ADC is a 12-bit, 1-Msps SAR ADC with a built-in sample-and-hold (S/H) circuit. The ADC can operate with either an internal voltage reference or an external voltage reference.

Preceding the SAR ADC is the SARMUX, which can route external pins and internal signals (analog mux bus and temperature sensor output) to the eight internal channels of the SAR ADC. The sequencer controller (SARSEQ) is used to control the SARMUX and SAR ADC to do an automatic scan on all enabled channels without CPU intervention and for preprocessing tasks such as averaging the output data. A Cypress-supplied software driver (Component) is used to control the ADC peripheral.

Figure 3. SAR ADC System Diagram







A diode based, on-chip temperature sensor is used to measure the die temperature. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using the Cypress-supplied software that includes calibration and linearization.

#### 4x Timer Counter PWM (TCPWM)

The 16-bit TCPWM module can be used to generate the PWM output or to capture the timing of edges of input signals or to provide a timer functionality. TCPWM can also be used as a 16-bit counter that supports up, down, and up/down counting modes.

Rising edge, falling edge, combined rising/falling edge detection, or pass-through on all hardware input signals can be used to derive counter events. Three routed output signals are available to indicate underflow, overflow, and counter/compare match events. A maximum of four TCPWMs are available.

#### 4x PWM

These PWMs are in addition to the TCPWMs. The PWM peripheral can be configured as 8-bit or 16-bit resolution. The PWM provides compare outputs to generate single or continuous timing and control signals in hardware. It also provides an easy method of generating complex real-time events accurately with minimal CPU intervention. A maximum of four 8-bit PWMs or two 16-bit PWMs are available.

#### Serial Communication Block (SCB0/SCB1)

The SCB can be configured as an I<sup>2</sup>C, UART, or SPI interface. It supports an 8-byte FIFO for receive and transmit buffers to reduce CPU intervention. A maximum of two SCBs (SCB0, SCB1) are available.

 $I^2C$  mode: The  $I^2C$  peripheral is compatible with the  $I^2C$  Standard-mode, Fast-mode, and Fast-Mode-Plus devices as defined in the NXP  $I^2C$ -bus specification and user manual (UM10204). The  $I^2C$  bus I/O is implemented with GPIOs in open-drain modes.

The hardware I<sup>2</sup>C block implements a full multimaster and slave interface (it is capable of multimaster arbitration). This block is capable of operating at speeds of up to 1 Mbps (Fast-Mode Plus) and has flexible buffering options to reduce the interrupt overhead and latency for the CPU. The I<sup>2</sup>C function is implemented using the Cypress-provided software Component (EzI2C) that creates a mailbox address range in the memory of PRoC BLE and effectively reduces the I<sup>2</sup>C communication to reading from and writing to an array in memory. In addition, the block supports an 8-byte FIFO for receive and transmit, which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read the data on time.

When SCB0 is used, Serial Data (SDA) and Serial Clock (SCL) of I<sup>2</sup>C can be connected to P0.4 and P0.5, or P1.4 and P1.5, or P3.0 and P3.1.

When SCB1 is used, SDA and SCL can be connected to P0.0 and P0.1, or P3.4 and P3.5, or P5.0 and P5.1.

Configurations for I<sup>2</sup>C are as follows:

- SCB1 is fully compliant with the Standard-mode (100 kHz), Fast-mode (400 kHz), and Fast-Mode-Plus (1 MHz) I<sup>2</sup>C signaling specifications when routed to GPIO pins P5.0 and P5.1, except for hot-swap capability during I<sup>2</sup>C active communication
- SCB1 is compliant only with Standard mode (100 kHz) when not used with P5.0 and P5.1.
- SCB0 is compliant with Standard mode (100 kHz) only.

**UART mode:** This is a full-feature UART operating up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols. In addition, it supports the 9-bit multiprocessor mode, which allows addressing of peripherals connected over common RX and TX lines. The UART hardware flow control is supported to allow slow and fast devices to communicate with each other over UART without the risk of losing data. Refer to Table 4 on page 11 for possible UART connections to the GPIOs.

**SPI Mode:** The SPI mode supports full Motorola® SPI, Texas Instruments® Secure Simple Pairing (SSP) (essentially adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI function is implemented using the Cypress-provided software Component (EzSPI), which reduces the data interchange by reading and writing an array of memory. Refer to Table 4 on page 11 for the possible SPI connections to the GPIOs.

#### Inter-IC Sound Bus (I<sup>2</sup>S)

Inter-IC Sound Bus ( $I^2S$ ) is a serial bus interface standard used for connecting digital audio devices. The specification is from Philips® Semiconductor ( $I^2S$  bus specification; February 1986, revised June 5, 1996).

I<sup>2</sup>S operates only in the Master mode, supporting the transmitter (TX) and the receiver (RX), which have independent data byte streams. These byte streams are packed with the most significant byte first. The number of bytes used for each sample (a sample for the left or right channel) is the minimum number of bytes to hold a sample.

#### LCD

The LCD controller can drive up to four commons and up to 32 segments. It uses full digital methods to drive the LCD segments providing ultra-low power consumption. The two methods used are referred to as digital correlation and PWM.

The digital correlation method modulates the frequency and signal levels of the commons and segments to generate the highest RMS voltage across a segment to light it up or to maintain the RMS signal as zero. This method is good for STN displays but may result in reduced contrast in TN (cheaper) displays.

The PWM method drives the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but provides better results in driving TN displays.

LCD operation is supported during Deep-Sleep mode by refreshing a small display buffer (four bits; one 32-bit register per port).





#### CapSense

CapSense is supported on all GPIOs through a Capacitive Sigma-Delta (CSD) block, which can be connected to any GPIO through an analog mux bus. Any GPIO pin can be connected to the analog mux bus via an analog switch. The CapSense function can thus be provided on any pin or group of pins in a system under software control. A software Component in PSoC Creator is provided for the CapSense block to make it easy for the user. The shield voltage can be driven on another mux bus to provide liquid-tolerance capability. Driving the shield electrode in phase with the sense electrode keeps the shield capacitance from attenuating the sensed input.

The CapSense trackpad/touchpad with gestures has the following features:

- Supports 1-finger and 2-finger touch applications
- Supports up to 35 X/Y sensor inputs
- Includes a gesture-detection library:
  - □ 1-finger touch: tracing, pan, click, double-click
- □ 2-finger touch: pan, click, zoom

#### I/O Subsystem

The I/O subsystem, which comprises the GPIO block, implements the following:

- Eight drive-strength modes:
  - ☐ Analog input mode (input and output buffers disabled)
  - □ Input only
  - □ Weak pull-up with strong pull-down
- □ Weak pull-up with weak pull-down
- ☐ Strong pull-up with weak pull-down
- □ Strong pull-up with strong pull-down
- ☐ Open drain with strong pull-down☐ Open drain with strong pull-up
- Port pins: 36
- Input threshold select (CMOS or LVTTL)
- Individual control of input and output buffers (enabling/disabling) in addition to drive-strength modes
- Hold mode for latching the previous state (used for retaining the I/O state in Deep Sleep and Hibernate modes)
- Selectable slew rates for dV/dt to improve EMI
- The GPIO pins P5.0 and P5.1 are overvoltage-tolerant
- The GPIO cells, including P5.0 and P5.1, cannot be hot-swapped or powered up independent of the rest of the system.

Document Number: 001-90478 Rev. \*G Page 7 of 41



## **Pinouts**

Table 1 shows the pin list for the CYBL10X6X device.

Table 1. CYBL10X6X Pin List (QFN Package)

Pin	Name	Туре	Description			
1	VDDD	POWER	1.71-V to 5.5-V digital supply			
2	XTAL32O/P6.0	CLOCK	32.768-kHz crystal			
3	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input			
4	XRES	RESET	Reset, active LOW			
5	P4.0	GPIO	Port 4 Pin 0, analog/digital/lcd/csd			
6	P4.1	GPIO	Port 4 Pin 1, analog/digital/lcd/csd			
7	P5.0	GPIO	Port 5 Pin 0, analog/digital/lcd/csd			
8	P5.1	GPIO	Port 5 Pin 1, analog/digital/lcd/csd			
9	VSSD	GROUND	Digital ground			
10	VDDR	POWER	1.9-V to 5.5-V radio supply			
11	GANT1	GROUND	Antenna shielding ground			
12	ANT	ANTENNA	Antenna pin			
13	GANT2	GROUND	Antenna shielding ground			
14	VDDR	POWER	1.9-V to 5.5-V radio supply			
15	VDDR	POWER	1.9-V to 5.5-V radio supply			
16	XTAL24I	CLOCK	24-MHz crystal or external clock input			
17	XTAL24O	CLOCK	24-MHz crystal			
18	VDDR	POWER	1.9-V to 5.5-V radio supply			
19	P0.0	GPIO	Port 0 Pin 0, analog/digital/lcd/csd			
20	P0.1	GPIO	Port 0 Pin 1, analog/digital/lcd/csd			
21	P0.2	GPIO	Port 0 Pin 2, analog/digital/lcd/csd			
22	P0.3	GPIO	Port 0 Pin 3, analog/digital/lcd/csd			
23	VDDD	POWER	1.71-V to 5.5-V digital supply			
24	P0.4	GPIO	Port 0 Pin 4, analog/digital/lcd/csd			
25	P0.5	GPIO	Port 0 Pin 5, analog/digital/lcd/csd			
26	P0.6	GPIO	Port 0 Pin 6, analog/digital/lcd/csd			
27	P0.7	GPIO	Port 0 Pin 7, analog/digital/lcd/csd			
28	P1.0	GPIO	Port 1 Pin 0, analog/digital/lcd/csd			
29	P1.1	GPIO	Port 1 Pin 1, analog/digital/lcd/csd			
30	P1.2	GPIO	Port 1 Pin 2, analog/digital/lcd/csd			
31	P1.3	GPIO	Port 1 Pin 3, analog/digital/lcd/csd			
32	P1.4	GPIO	Port 1 Pin 4, analog/digital/lcd/csd			
33	P1.5	GPIO	Port 1 Pin 5, analog/digital/lcd/csd			
34	P1.6	GPIO	Port 1 Pin 6, analog/digital/lcd/csd			
35	P1.7	GPIO	Port 1 Pin 7, analog/digital/lcd/csd			
36	VDDA	POWER	1.71-V to 5.5-V analog supply			
37	P2.0	GPIO	Port 2 Pin 0, analog/digital/lcd/csd			
38	P2.1	GPIO	Port 2 Pin 1, analog/digital/lcd/csd			
39	P2.2	GPIO	Port 2 Pin 2, analog/digital/lcd/csd			
40	P2.3	GPIO	Port 2 Pin 3, analog/digital/lcd/csd			



Table 1. CYBL10X6X Pin List (QFN Package) (continued)

Pin	Name	Туре	Description	
41	P2.4	GPIO	Port 2 Pin 4, analog/digital/lcd/csd	
42	P2.5	GPIO	Port 2 Pin 5, analog/digital/lcd/csd	
43	P2.6	GPIO	Port 2 Pin 6, analog/digital/lcd/csd	
44	P2.7	GPIO	Port 2 Pin 7, analog/digital/lcd/csd	
45	VREF	REF	1.024-V reference	
46	VDDA	POWER	1.71-V to 5.5-V analog supply	
47	P3.0	GPIO	Port 3 Pin 0, analog/digital/lcd/csd	
48	P3.1	GPIO	Port 3 Pin 1, analog/digital/lcd/csd	
49	P3.2	GPIO	Port 3 Pin 2, analog/digital/lcd/csd	
50	P3.3	GPIO	Port 3 Pin 3, analog/digital/lcd/csd	
51	P3.4	GPIO	Port 3 Pin 4, analog/digital/lcd/csd	
52	P3.5	GPIO	Port 3 Pin 5, analog/digital/lcd/csd	
53	P3.6	GPIO	Port 3 Pin 6, analog/digital/lcd/csd	
54	P3.7	GPIO	Port 3 Pin 7, analog/digital/lcd/csd	
55	VSSA	GROUND	Analog ground	
56	VCCD	POWER	Regulated 1.8-V supply; connect to 1-µF capacitor	
57	EPAD	GROUND	Ground paddle for the QFN package	

Table 2 shows the pin list for the CYBL10X6X device (WLCSP package).

Table 2. CYBL10X6X Pin List (WLCSP Package)

Pin	Name	Type	Description	
A1	VREF	REF	1.024-V reference	
A2	VSSA	GROUND	Analog ground	
A3	P3.3	GPIO	Port 3 Pin 3, analog/digital/lcd/csd	
A4	P3.7	GPIO	Port 3 Pin 7, analog/digital/lcd/csd	
A5	VSSD	GROUND	Digital ground	
A6	VSSA	GROUND	Analog ground	
A7	VCCD	POWER	Regulated 1.8 V supply, connect to 1-µF capacitor	
A8	VDDD	POWER	1.71-V to 5.5-V digital supply	
B1	P2.3	GPIO	Port 2 Pin 3, analog/digital/lcd/csd	
B2	VSSA	GROUND	Analog ground	
В3	P2.7	GPIO	Port 2 Pin 7, analog/digital/lcd/csd	
B4	P3.4	GPIO	Port 3 Pin 4, analog/digital/lcd/csd	
B5	P3.5	GPIO	Port 3 Pin 5, analog/digital/lcd/csd	
В6	P3.6	GPIO	Port 3 Pin 6, analog/digital/lcd/csd	
В7	XTAL32I/P6.1	CLOCK	32.768-kHz crystal or external clock input	
В8	XTAL32O/P6.0	CLOCK	32.768-kHz crystal	
C1	VSSA	GROUND	Analog ground	
C2	P2.2	GPIO	Port 2 Pin 2, analog/digital/lcd/csd	
C3	P2.6	GPIO	Port 2 Pin 6, analog/digital/lcd/csd	
C4	P3.0	GPIO	Port 3 Pin 0, analog/digital/lcd/csd	



Table 2. CYBL10X6X Pin List (WLCSP Package) (continued)

Pin	Name	Type	Description			
C5	P3.1	GPIO	Port 3 Pin 1, analog/digital/lcd/csd			
C6	P3.2	GPIO	Port 3 Pin 2, analog/digital/lcd/csd			
C7	XRES	RESET	Reset, active LOW			
C8	P4.0	GPIO	Port 4 Pin 0, analog/digital/lcd/csd			
D1	P1.7	GPIO	Port 1 Pin 7, analog/digital/lcd/csd			
D2	VDDA	POWER	1.71-V to 5.5-V analog supply			
D3	P2.0	GPIO	Port 2 Pin 0, analog/digital/lcd/csd			
D4	P2.1	GPIO	Port 2 Pin 1, analog/digital/lcd/csd			
D5	P2.5	GPIO	Port 2 Pin 5, analog/digital/lcd/csd			
D6	VSSD	GROUND	Digital ground			
D7	P4.1	GPIO	Port 4 Pin 1, analog/digital/lcd/csd			
D8	P5.0	GPIO	Port 5 Pin 0, analog/digital/lcd/csd			
E1	P1.2	GPIO	Port 1 Pin 2, analog/digital/lcd/csd			
E2	P1.3	GPIO	Port 1 Pin 3, analog/digital/lcd/csd			
E3	P1.4	GPIO	Port 1 Pin 4, analog/digital/lcd/csd			
E4	P1.5	GPIO	Port 1 Pin 5, analog/digital/lcd/csd			
E5	P1.6	GPIO	Port 1 Pin 6, analog/digital/lcd/csd			
E6	P2.4	GPIO	Port 2 Pin 4, analog/digital/lcd/csd			
E7	P5.1	GPIO	Port 5 Pin 1, analog/digital/lcd/csd			
E8	VSSD	GROUND	Digital ground			
F1	VSSD	GROUND	Digital ground			
F2	P0.7	GPIO	Port 0 Pin 7, analog/digital/lcd/csd			
F3	P0.3	GPIO	Port 0 Pin 3, analog/digital/lcd/csd			
F4	P1.0	GPIO	Port 1 Pin 0, analog/digital/lcd/csd			
F5	P1.1	GPIO	Port 1 Pin 1, analog/digital/lcd/csd			
F6	VSSR	GROUND	Radio ground			
F7	VSSR	GROUND	Radio ground			
F8	VDDR	POWER	1.9-V to 5.5-V radio supply			
G1	P0.6	GPIO	Port 0 Pin 6, analog/digital/lcd/csd			
G2	VDDD	POWER	1.71-V to 5.5-V digital supply			
G3	P0.2	GPIO	Port 0 Pin 2, analog/digital/lcd/csd			
G4	VSSD	GROUND	Digital ground			
G5	VSSR	GROUND	Radio ground			
G6	VSSR	GROUND	Radio ground			
G7	GANT	GROUND	Antenna shielding ground			
G8	VSSR	GROUND	Radio ground			
H1	P0.5	GPIO	Port 0 Pin 5, analog/digital/lcd/csd			
H2	P0.1	GPIO	Port 0 Pin 1, analog/digital/lcd/csd			
H3	XTAL24O	CLOCK	24-MHz crystal			
H4	XTAL24I	CLOCK	24-MHz crystal or external clock input			



Table 2. CYBL10X6X Pin List (WLCSP Package) (continued)

Pin	Name	Туре	Description				
H5	VSSR	GROUND	Radio ground				
H6	VSSR	GROUND	Radio ground				
H7	ANT	ANTENNA	Antenna pin				
J1	P0.4	GPIO	Port 0 Pin 4, analog/digital/lcd/csd				
J2	P0.0	GPIO	Port 0 Pin 0, analog/digital/lcd/csd				
J3	VDDR	POWER	1.9-V to 5.5-V radio supply				
J6	VDDR	POWER	1.9-V to 5.5-V radio supply				
J7	NO CONNECT	-					

The I/O subsystem consists of a high-speed I/O matrix (HSIOM), which is a group of high-speed switches that routes GPIOs to the resources inside the device. These resources include CapSense, TCPWMs, I<sup>2</sup>C, SPI, UART, and LCD. HSIOM\_PORT\_SELx are 32-bit-wide registers that control the routing of GPIOs. Each register controls one port; four dedicated bits are assigned to each GPIO in the port. This provides up to 16 different options for GPIO routing as shown in Table 3.

**Table 3. HSIOM Port Settings** 

Value	Description
0	Firmware-controlled GPIO
1	Reserved
2	Reserved
3	Reserved
4	Pin is a CSD sense pin
5	Pin is a CSD shield pin
6	Pin is connected to AMUXA
7	Pin is connected to AMUXB
8	Pin-specific Active function #0
9	Pin-specific Active function #1
10	Pin-specific Active function #2
11	Reserved
12	Pin is an LCD common pin
13	Pin is an LCD segment pin
14	Pin-specific Deep-Sleep function #0
15	Pin-specific Deep-Sleep function #1

The selection of peripheral functions for different GPIO pins is given in Table 4.

**Table 4. Port Pin Connections** 

			Digital (HSIOM_PORT_SELx.SELy) ('x' denotes port number and 'y' denotes pin number)						
Name	Analog	0	8	9	10	14	15		
		GPIO	Active #0	Active #1	Active #2	Deep Sleep #0	Deep Sleep #1		
P0.0		GPIO	TCPWM0_P[3]	SCB1_UART_RX[1]		SCB1_I2C_SDA[1]	SCB1_SPI_MOSI[1]		
P0.1		GPIO	TCPWM0_N[3]	SCB1_UART_TX[1]		SCB1_I2C_SCL[1]	SCB1_SPI_MISO[1]		
P0.3		GPIO	TCPWM1_N[3]	SCB1_UART_CTS[1]			SCB1_SPI_SCLK[1]		
P0.4		GPIO	TCPWM1_P[0]	SCB0_UART_RX[1]	EXT_CLK[0]/ ECO_OUT[0]	SCB0_I2C_SDA[1]	SCB0_SPI_MOSI[1]		
P0.5		GPIO	TCPWM1_N[0]	SCB0_UART_TX[1]		SCB0_I2C_SCL[1]	SCB0_SPI_MISO[1]		

Document Number: 001-90478 Rev. \*G Page 11 of 41





Table 4. Port Pin Connections (continued)

			Digital (HSIOM_PORT_SELx.SELy) ('x' denotes port number and 'y' denotes pin number					
Name	Analog	0	8	9	10	14	15	
		GPIO	Active #0	Active #1	Active #2	Deep Sleep #0	Deep Sleep #1	
P0.6		GPIO	TCPWM2_P[0]	SCB0_UART_RTS[1]		SWDIO[0]	SCB0_SPI_SS0[1]	
P0.7		GPIO	TCPWM2_N[0]	SCB0_UART_CTS[1]		SWDCLK[0]	SCB0_SPI_SCLK[1]	
P1.0		GPIO	TCPWM0_P[1]				WCO_OUT[2]	
P1.1		GPIO	TCPWM0_N[1]				SCB1_SPI_SS1	
P1.2		GPIO	TCPWM1_P[1]				SCB1_SPI_SS2	
P1.3		GPIO	TCPWM1_N[1]				SCB1_SPI_SS3	
P1.4		GPIO	TCPWM2_P[1]	SCB0_UART_RX[0]		SCB0_I2C_SDA[0]	SCB0_SPI_MOSI[1]	
P1.5		GPIO	TCPWM2_N[1]	SCB0_UART_TX[0]		SCB0_I2C_SCL[0]	SCB0_SPI_MISO[1]	
P1.6		GPIO	TCPWM3_P[1]	SCB0_UART_RTS[0]			SCB0_SPI_SS0[1]	
P1.7		GPIO	TCPWM3_N[1]	SCB0_UART_CTS[0]			SCB0_SPI_SCLK[1]	
P2.0		GPIO					SCB0_SPI_SS1	
P2.1		GPIO					SCB0_SPI_SS2	
P2.2		GPIO				WAKEUP	SCB0_SPI_SS3	
P2.3		GPIO					WCO_OUT[1]	
P2.4		GPIO						
P2.5		GPIO						
P2.6		GPIO						
P2.7		GPIO			EXT_CLK[1]/ ECO_OUT[1]			
P3.0	SARMUX_0	GPIO	TCPWM0_P[2]	SCB0_UART_RX[2]		SCB0_I2C_SDA[2]		
P3.1	SARMUX_1	GPIO	TCPWM0_N[2]	SCB0_UART_TX[2]		SCB0_I2C_SCL[2]		
P3.2	SARMUX_2	GPIO	TCPWM1_P[2]	SCB0_UART_RTS[2]				
P3.3	SARMUX_3	GPIO	TCPWM1_N[2]	SCB0_UART_CTS[2]				
P3.4	SARMUX_4	GPIO	TCPWM2_P[2]	SCB1_UART_RX[2]		SCB1_I2C_SDA[2]		
P3.5	SARMUX_5	GPIO	TCPWM2_N[2]	SCB1_UART_TX[2]		SCB1_I2C_SCL[2]		
P3.6	SARMUX_6	GPIO	TCPWM3_P[2]	SCB1_UART_RTS[2]				
P3.7	SARMUX_7	GPIO	TCPWM3_N[2]	SCB1_UART_CTS[2]			WCO_OUT[0]	
P4.0	CMOD	GPIO	TCPWM0_P[0]	SCB1_UART_RTS[0]			SCB1_SPI_MOSI[0]	
P4.1	CTANK	GPIO	TCPWM0_N[0]	SCB1_UART_CTS[0]			SCB1_SPI_MISO[0]	
P5.0		GPIO	TCPWM3_P[0]	SCB1_UART_RX[0]	EXTPA_EN	SCB1_I2C_SDA[0]	SCB1_SPI_SS0[0]	
P5.1		GPIO	TCPWM3_N[0]	SCB1_UART_TX[0]	EXT_CLK[2]/ ECO_OUT[2]	SCB1_I2C_SCL[0]	SCB1_SPI_SCLK[0]	
6.0_XTAL32O		GPIO						
P6.1_XTAL32I		GPIO						
	1					1		





#### **Power**

PRoC BLE can be supplied from batteries with a voltage range of 1.9 V to 5.5 V by directly connecting to the digital supply (V\_DDD), analog supply (V\_DDA), and radio supply (V\_DDR) pins. The internal LDOs in the device regulate the supply voltage to required levels for different blocks. The device has one regulator for the digital circuitry and separate regulators for radio circuitry for noise isolation. The analog circuits run directly from the analog supply (V\_DDA) input. The device uses separate regulators for Deep Sleep and Hibernate modes to minimize the power consumption. The radio stops working below 1.9 V, but the rest of the system continues to function down to 1.71 V without RF.

Bypass capacitors must be used from VDDx (x = A, D, or R) to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu$ F range in parallel with a smaller capacitor (for example, 0.1  $\mu$ F). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design to obtain optimal bypassing.

Power Supply	Bypass Capacitors
V <sub>DDD</sub>	0.1-μF ceramic at each pin plus bulk capacitor 1 μF to 10 μF
V <sub>DDA</sub>	0.1-μF ceramic at each pin plus bulk capacitor 1 μF to 10 μF
V <sub>DDR</sub>	0.1-μF ceramic at each pin plus bulk capacitor 1 μF to 10 μF
V <sub>CCD</sub>	1-μF ceramic capacitor at the VCCD pin
V <sub>REF</sub> (optional)	The internal bandgap may be bypassed with a 1-µF to 10-µF capacitor

#### **Low-Power Modes**

PRoC BLE supports five power modes. Refer to Table 5 for more details on the system status. The PRoC BLE device consumes the lowest current in Stop mode; the device wakeup from stop mode is with a system reset through the XRES or WAKEUP pin. It can retain the SRAM data in Hibernate mode and is capable of retaining the complete system status in Deep-Sleep mode. Table 5 shows the different power modes and the peripherals that are active.

Table 5. Power Modes System Status

Power Mode	Current Consumption	Code Execution	Digital Peripherals Available	Analog Peripherals Available	Clock Sources Available	Wake Up Sources	Wake-Up Time
Active	850 μA + 260 μA per MHz <sup>[1]</sup>	Yes	All	All	All	_	_
Sleep	1.1 mA at 3 MHz	No	All	All	All	Any interrupt source	0
Deep Sleep	1.3 μΑ	No	WDT, LCD, I <sup>2</sup> C/SPI, Link-Layer	POR, BOD	WCO, ILO	GPIO, WDT, I <sup>2</sup> C/SPI Link Layer	25 µs
Hibernate	150 nA	No	No	POR, BOD	No	GPIO	2 ms
Stop	60 nA	No	No	No	No	Wake-Up pin, XRES	2 ms


Note

1. For CPU subsystem.



A typical system application connection diagram for the 56-QFN package is shown in Figure 4.

Figure 4. PRoC BLE Applications Diagram







## **Development Support**

The CYBL10X6X family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/procble to find out more.

#### **Documentation**

A suite of documentation supports the CYBL10X6X family to ensure that you find answers to your questions quickly. This section contains a list of some of the key documents.

Component Datasheets: PSoC Creator Components provide hardware abstraction using APIs to configure and control peripheral activity. The Component datasheet covers Component features, its usage and operation details, API description, and electrical specifications. This is the primary documentation used during development. These Components can represent peripherals on the device (such as a timer, I<sup>2</sup>C, or UART) or high-level system functions (such as the BLE Component).

**Application Notes:** Application notes help you to understand how to use various device features. They also provide guidance on how to solve a variety of system design challenges.

**Technical Reference Manual (TRM):** The TRM describes all peripheral functionality in detail, with register-level descriptions. This document is divided into two parts: the Architecture TRM and the Register TRM.

#### Online

In addition to the print documentation, Cypress forums connect you with fellow users and experts from around the world, 24 hours a day, 7 days a week.

#### Tools

With industry-standard cores, programming, and debugging interfaces, the CYBL10X6X family is part of a development tool ecosystem.

Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy-to-use PSoC Creator IDE, supported third-party compilers, programmers, and debuggers.

#### Kits

Cypress provides a portfolio of kits to accelerate time-to-market. Visit us at www.cypress.com/procble.





## **Electrical Specifications**

This section provides detailed electrical characteristics. Absolute maximum rating for the CYBL10X6X devices is listed in the following table. Usage above the absolute maximum conditions may cause permanent damage to the device.

Exposure to absolute maximum conditions for extended periods of time may affect device reliability.

The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions, but above normal operating conditions, the device may not operate to the specification.

#### **Absolute Maximum Ratings**

#### Table 6. Absolute Maximum Ratings

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V <sub>DDD_ABS</sub>	Analog, digital, or radio supply relative to V <sub>SS</sub> (V <sub>SSD</sub> = V <sub>SSA</sub> )	-0.5	_	6	V	Absolute max
SID2	V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SSD</sub>	-0.5	-	1.95	V	Absolute max
SID3	V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	_	V <sub>DD</sub> +0.5	V	Absolute max
SID4	I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	_	25	mA	Absolute max
SID5	I <sub>GPIO_injection</sub>	GPIO injection current, Max for $V_{IH}$ > $V_{DDD}$ , and Min for $V_{IL}$ < $V_{SS}$	-0.5	_	0.5	mA	Absolute max, current injected per pin
BID57	ESD_HBM	Electrostatic discharge human body model	2200 <sup>[2]</sup>	_	_	V	
BID58	ESD_CDM	Electrostatic discharge charged device model	500	_	_	V	
BID61	LU	Pin current for latch up	-200	_	200	mA	

#### **BLE Subsystem**

Table 7. BLE Subsystem

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions				
RF Receive	RF Receiver Specifications										
SID340	RXS, IDLE	RX sensitivity with idle transmitter	-	-89	_	dBm					
SID340A	RXS, IDLE	RX sensitivity with idle transmitter excluding balun loss	-	<b>–</b> 91	-	dBm	Guaranteed by design simulation				
SID341	RXS, DIRTY	RX sensitivity with dirty transmitter	-	-87	<b>–7</b> 0	dBm	RF-PHY Specification (RCV-LE/CA/01/C)				
SID342	RXS, HIGHGAIN	RX sensitivity in high-gain mode with idle transmitter	-	<b>-</b> 91	_	dBm					
SID343	PRXMAX	Maximum input power	-10	-1	-	dBm	RF-PHY Specification (RCV-LE/CA/06/C)				
SID344	CI1	Co-channel interference, Wanted signal at –67 dBm and Interferer at F <sub>RX</sub>	_	9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)				

#### Note

Document Number: 001-90478 Rev. \*G Page 16 of 41

<sup>2.</sup> This does not apply to the RF pins (ANT, XTALI, and XTALO). RF pins (ANT, XTALI, and XTALO) are tested for 500-V HBM.



Table 7. BLE Subsystem (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID345	CI2	Adjacent channel interference Wanted signal at –67 dBm and Interferer at FRX ±1 MHz	-	3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID346	CI3	Adjacent channel interference Wanted signal at –67 dBm and Interferer at F <sub>RX</sub> ±2 MHz	_	-29	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID347	Cl4	Adjacent channel interference Wanted signal at –67 dBm and Interferer at ≥F <sub>RX</sub> ±3 MHz	_	-39	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID348	CI5	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (F <sub>IMAGE</sub> )	_	-20	-	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID349	CI3	Adjacent channel interference Wanted signal at –67 dBm and Interferer at Image frequency (F <sub>IMAGE</sub> ± 1 MHz)	-	-30	-	dB	RF-PHY Specification (RCV-LE/CA/03/C)
SID350	OBB1	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 30–2000 MHz	-30	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID351	OBB2	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 2,003–2,399 MHz	-35	-27	ı	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID352	OBB3	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 2,484–2,997 MHz	-35	-27	ı	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID353	OBB4	Out-of-band blocking, Wanted signal a –67 dBm and Inter- ferer at F = 3,000–12,750 MHz	-30	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
SID354	IMD	Intermodulation performance Wanted signal at –64 dBm and 1-Mbps BLE, third, fourth, and fifth offset channel	<b>–</b> 50	_	-	dBm	RF-PHY Specification (RCV-LE/CA/05/C)
SID355	RXSE1	Receiver spurious emission 30 MHz to 1.0 GHz	-	_	<b>–</b> 57	dBm	100-kHz measurement bandwidth ETSI EN300 328 V1.8.1
SID356	RXSE2	Receiver spurious emission 1.0 GHz to 12.75 GHz	_	_	<del>-4</del> 7	dBm	1-MHz measurement bandwidth ETSI EN300 328 V1.8.1
RF Transm	itter Specificatio	ns					
SID357	TXP, ACC	RF power accuracy	_	_	±4	dB	
SID358	TXP, RANGE	RF power control range	_	20	-	dB	
SID359	TXP, 0 dBm	Output power, 0-dB gain setting (PA7)	-4	0	3	dBm	



Table 7. BLE Subsystem (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID360	TXP, MAX	Output power, maximum power setting (PA10)	-1	3	6	dBm	
SID361	TXP, MIN	Output power, minimum power setting (PA1)	-	-18	_	dBm	
SID362	F2AVG	Average frequency deviation for 10101010 pattern	185	-	_	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID363	F1AVG	Average frequency deviation for 11110000 pattern	225	250	275	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
SID364	EO	Eye opening = ΔF2AVG/ΔF1AVG	0.8	_	-		RF-PHY Specification (TRM-LE/CA/05/C)
SID365	FTX, ACC	Frequency accuracy	-150	-	150	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID366	FTX, MAXDR	Maximum frequency drift	-50	-	50	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID367	FTX, INITDR	Initial frequency drift	-20	_	20	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
SID368	FTX,DR	Maximum drift rate	-20	_	20	kHz/ 50 μs	RF-PHY Specification (TRM-LE/CA/06/C)
SID369	IBSE1	In-band spurious emission at 2-MHz offset	-	-	-20	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
SID370	IBSE2	In-band spurious emission at ≥3-MHz offset	-	_	-30	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
SID371	TXSE1	Transmitter spurious emissions (average), <1.0 GHz	_	_	-55.5	dBm	FCC-15.247
SID372	TXSE2	Transmitter spurious emissions (average), >1.0 GHz	_	_	<del>-4</del> 1.5	dBm	FCC-15.247
RF Current S	Specification						
SID373	IRX	Receive current in normal mode	_	18.7	_	mA	
SID373A	IRX_RF	Receive current in normal mode	_	16.4	_	mA	Measured at V <sub>DDR</sub>
SID374	IRX, HIGHGAIN	Receive current in high-gain mode	-	21.5	_	mA	
SID375	ITX, 3 dBm	TX current at 3-dBm setting (PA10)	-	20	_	mA	
SID376	ITX, 0 dBm	TX current at 0-dBm setting (PA7)	-	16.5	_	mA	
SID376A	ITX_RF, 0 dBm	TX current at 0-dBm setting (PA7)	-	15.6	_	mA	Measured at V <sub>DDR</sub>
SID376B	ITX_RF, 0 dBm	TX current at 0 dBm excluding Balun loss	_	14.2	_	mA	Guaranteed by design simulation
SID377	ITX, -3 dBm	TX current at –3-dBm setting (PA4)	_	15.5	_	mA	
SID378	ITX, -6 dBm	TX current at –6-dBm setting (PA3)	_	14.5	_	mA	
SID379	ITX, -12 dBm	TX current at –12-dBm setting (PA2)	_	13.2	_	mA	
SID380	ITX, -18 dBm	TX current at –18-dBm setting (PA1)	-	12.5	_	mA	
SID380A	lavg_1sec, 0dBm	Average current at 1-second BLE connection interval	-	18.9	-	μА	TXP: 0 dBm; ±20-ppm master and slave clock accuracy. For empty PDU exchange



Table 7. BLE Subsystem (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID380B	lavg_4sec, 0dBm	Average current at 4-second BLE connection interval	-	6.25	-	μА	TXP: 0 dBm; ±20-ppm master and slave clock accuracy. For empty PDU exchange
General RF S	Specification						
SID381	FREQ	RF operating frequency	2400	_	2482	MHz	
SID382	CHBW	Channel spacing	_	2	-	MHz	
SID383	DR	On-air data rate	_	1000	-	kbps	
SID384	IDLE2TX	BLE Radio Idle to BLE Radio TX transition time	_	120	140	μs	
SID385	IDLE2RX	BLE Radio Idle to BLE Radio RX transition time	_	75	120	μs	
RSSI Specific	cation			•			
SID386	RSSI, ACC	RSSI accuracy	-	±5	_	dB	
SID387	RSSI, RES	RSSI resolution	-	1	_	dB	
SID388	RSSI, PER	RSSI sample period	_	6	-	μs	

## **Device-Level Specifications**

All specifications are valid for  $-40~^{\circ}\text{C} \le \text{TA} \le 85~^{\circ}\text{C}$  and  $\text{TJ} \le 100~^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 8. DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID6	V <sub>DD</sub>	Power supply input voltage ( $V_{DDA} = V_{DDD} = V_{DD}$ )	1.8	-	5.5	V	With regulator enabled
SID7	$V_{DD}$	Power supply input voltage unregulated (V <sub>DDA</sub> = V <sub>DDD</sub> = V <sub>DD</sub> )	1.71	1.8	1.89	V	Internally unregulated supply
SID8	$V_{DDR}$	Radio supply voltage (Radio on)	1.9	_	5.5	V	
SID8A	$V_{DDR}$	Radio supply voltage (Radio off)	1.71	_	5.5	V	
SID9	V <sub>CCD</sub>	Digital regulator output voltage (for core logic)	_	1.8	-	V	
SID10	C <sub>VCCD</sub>	Digital regulator output bypass capacitor	1	1.3	1.6	μF	X5R ceramic or better
Active Mode	e, V <sub>DD</sub> = 1.71 V to	5.5 V					
SID13	I <sub>DD3</sub>	Execute from flash; CPU at 3 MHz	_	1.7	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID14	I <sub>DD4</sub>	Execute from flash; CPU at 3 MHz	_	_	-	mA	T = -40 °C to 85 °C
SID15	I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	2.5	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID16	I <sub>DD6</sub>	Execute from flash; CPU at 6 MHz	_	_	-	mA	T = -40 °C to 85 °C
SID17	I <sub>DD7</sub>	Execute from flash; CPU at 12 MHz	_	4	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID18	I <sub>DD8</sub>	Execute from flash; CPU at 12 MHz	_	_	_	mA	T = -40 °C to 85 °C



 Table 8. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID19	I <sub>DD9</sub>	Execute from flash; CPU at 24 MHz	-	7.1	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID20	I <sub>DD10</sub>	Execute from flash; CPU at 24 MHz	_	_	_	mA	T = -40 °C to 85 °C
SID21	I <sub>DD11</sub>	Execute from flash; CPU at 48 MHz	_	13.4	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID22	I <sub>DD12</sub>	Execute from flash; CPU at 48 MHz	_	_	_	mA	T = -40 °C to 85 °C
Sleep Mode	, V <sub>DD</sub> = 1.8 to 5.5	V		· ·	I.	•	1
SID23	I <sub>DD13</sub>	IMO on	_	_	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V, SYSCLK = 3 MHz
Sleep Mode	, V <sub>DD</sub> and V <sub>DDR</sub> =	1.9 to 5.5 V		1	•	•	
SID24	I <sub>DD14</sub>	ECO on	-	_	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V, SYSCLK = 3 MHz
Deep-Sleep	Mode, V <sub>DD</sub> = 1.8	to 3.6 V					
SID25	I <sub>DD15</sub>	WDT with WCO on	-	1.3	_	μA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID26	I <sub>DD16</sub>	WDT with WCO on	_	_	_	μA	T = -40 °C to 85 °C
Deep-Sleep	Mode, V <sub>DD</sub> = 3.6	to 5.5 V					
SID27	I <sub>DD17</sub>	WDT with WCO on	_	_	_	μA	T = 25 °C, V <sub>DD</sub> = 5 V
SID28	I <sub>DD18</sub>	WDT with WCO on	_	_	_	μA	T = -40 °C to 85 °C
Deep-Sleep	Mode, V <sub>DD</sub> = 1.71	to 1.89 V (Regulator Bypassed)					
SID29	I <sub>DD19</sub>	WDT with WCO on	-	_	_	μA	T = 25 °C
SID30	I <sub>DD20</sub>	WDT with WCO on		_	_	μA	T = -40 °C to 85 °C
Hibernate M	lode, V <sub>DD</sub> = 1.8 to	3.6 V					
SID37	I <sub>DD27</sub>	GPIO and reset active	_	150	_	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID38	I <sub>DD28</sub>	GPIO and reset active	-	_	_	nA	T = -40 °C to 85 °C
Hibernate M	lode, V <sub>DD</sub> = 3.6 to	5.5 V					
SID39	I <sub>DD29</sub>	GPIO and reset active	_	_	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V
SID40	I <sub>DD30</sub>	GPIO and reset active	_	_	_	nA	T = -40 °C to 85 °C
Hibernate M	lode, V <sub>DD</sub> = 1.71 t	o 1.89 V (Regulator Bypassed)					•
SID41	I <sub>DD31</sub>	GPIO and reset active	_	_	_	nA	T = 25 °C
SID42	I <sub>DD32</sub>	GPIO and reset active	_	_	_	nA	T = -40 °C to 85 °C
Stop Mode,	V <sub>DD</sub> = 1.8 to 3.6 \	<u> </u>					
SID43	I <sub>DD33</sub>	Stop-mode current (V <sub>DD</sub> )	-	20	_	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V
SID44	I <sub>DD34</sub>	Stop-mode current (V <sub>DDR</sub> )	_	40		nA	T = 25 °C, V <sub>DDR</sub> = 3.3 V
SID45	I <sub>DD35</sub>	Stop-mode current (V <sub>DD</sub> )	-	_	_	nA	T = -40 °C to 85 °C
SID46	I <sub>DD36</sub>	Stop-mode current (V <sub>DDR</sub> )	_	_	_	nA	T = -40 °C to 85 °C, V <sub>DDR</sub> = 1.9 V to 3.6 V



Table 8. DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions				
Stop Mode, V	Stop Mode, V <sub>DD</sub> = 3.6 to 5.5 V										
SID47	I <sub>DD37</sub>	Stop-mode current (V <sub>DD</sub> )	_	_	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V				
SID48	I <sub>DD38</sub>	Stop-mode current (V <sub>DDR</sub> )	_	_	_	nA	T = 25 °C, V <sub>DDR</sub> = 5 V				
SID49	I <sub>DD39</sub>	Stop-mode current (V <sub>DD</sub> )	_	-	_	nA	T = -40 °C to 85 °C				
SID50	I <sub>DD40</sub>	Stop-mode current (V <sub>DDR</sub> )	_	-	_	nA	T = -40 °C to 85 °C				
Stop Mode, V	V <sub>DD</sub> = 1.71 to 1.89	V (Regulator Bypassed)									
SID51	I <sub>DD41</sub>	Stop-mode current (V <sub>DD</sub> )	_	_	_	nA	T = 25 °C				
SID52	I <sub>DD42</sub>	Stop-mode current (V <sub>DD</sub> )	_	_	_	nA	T = -40 °C to 85 °C				

## Table 9. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	$1.71 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
SID54	T <sub>SLEEP</sub>	Wakeup from Sleep mode	-	0	_	μs	Guaranteed by characterization
SID55	T <sub>DEEPSLEEP</sub>	Wakeup from Deep-Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization
SID56	T <sub>HIBERNATE</sub>	Wakeup from Hibernate mode	-	_	2	ms	Guaranteed by characterization
SID57	T <sub>STOP</sub>	Wakeup from Stop mode	_	_	2	ms	Guaranteed by characterization

## GPIO

## Table 10. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID58	V <sub>IH</sub>	Input voltage HIGH threshold	$0.7 \times V_{DD}$	_	_	V	CMOS input
SID59	V <sub>IL</sub>	Input voltage LOW threshold	_	-	$0.3 \times V_{DD}$	V	CMOS input
SID60	V <sub>IH</sub>	LVTTL input, V <sub>DD</sub> < 2.7 V	$0.7 \times V_{DD}$	_	-	V	
SID61	V <sub>IL</sub>	LVTTL input, V <sub>DD</sub> < 2.7 V	_	_	0.3× V <sub>DD</sub>	V	
SID62	V <sub>IH</sub>	LVTTL input, V <sub>DD</sub> >= 2.7 V	2.0	-	-	V	
SID63	V <sub>IL</sub>	LVTTL input, V <sub>DD</sub> >= 2.7 V	_	_	0.8	V	
SID64	V <sub>OH</sub>	Output voltage HIGH level	V <sub>DD</sub> -0.6	_	_	V	I <sub>OH</sub> = 4 mA at 3.3-V V <sub>DD</sub>
SID65	V <sub>OH</sub>	Output voltage HIGH level	V <sub>DD</sub> -0.5	_	_	V	I <sub>OH</sub> = 1 mA at 1.8-V V <sub>DD</sub>
SID66	V <sub>OL</sub>	Output voltage LOW level	_	-	0.6	V	I <sub>OL</sub> = 8 mA at 3.3-V V <sub>DD</sub>
SID67	V <sub>OL</sub>	Output voltage LOW level	_	l	0.6	V	I <sub>OL</sub> = 4 mA at 1.8-V V <sub>DD</sub>

Note

<sup>3.</sup>  $V_{IH}$  must not exceed  $V_{DD}$  + 0.2 V.



Table 10. GPIO DC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID68	V <sub>OL</sub>	Output voltage LOW level	_	-	0.4	V	I <sub>OL</sub> = 3 mA at 3.3-V V <sub>DD</sub>
SID69	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID70	R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID71	I <sub>IL</sub>	Input leakage current (absolute value)	_	-	2	nA	25 °C, V <sub>DD</sub> = 3.3 V
SID72	I <sub>IL_CTBM</sub>	Input leakage on CTBm input pins	_	_	4	nA	
SID73	C <sub>IN</sub>	Input capacitance	-	_	7	pF	
SID74	V <sub>HYSTTL</sub>	Input hysteresis LVTTL	25	40		mV	V <sub>DD</sub> > 2.7 V
SID75	V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DD</sub>	-	-	mV	
SID76	I <sub>DIODE</sub>	Current through protection diode to $V_{DD}/V_{SS}$	-	-	100	μA	
SID77	I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	-	_	200	mA	

Table 11. GPIO AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78	T <sub>RISEF</sub>	Rise time in Fast-Strong mode	2	-	12	ns	$3.3-V V_{DDD}$ , $C_{LOAD} = 25 pF$
SID79	T <sub>FALLF</sub>	Fall time in Fast-Strong mode	2	_	12	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
SID80	T <sub>RISES</sub>	Rise time in Slow-Strong mode	10	-	60	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
SID81	T <sub>FALLS</sub>	Fall time in Slow-Strong mode	10	-	60	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
SID82	F <sub>GPIOUT1</sub>	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ . Fast-Strong mode	_	-	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID83	F <sub>GPIOUT2</sub>	GPIO Fout; 1.7 $V \le V_{DD} \le 3.3 \text{ V.}$ Fast-Strong mode	_	-	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID84	F <sub>GPIOUT3</sub>	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ . Slow-Strong mode	_	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID85	F <sub>GPIOUT4</sub>	GPIO Fout; 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V. Slow-Strong mode	_	-	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID86	F <sub>GPIOIN</sub>	GPIO input operating frequency. 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	_	_	48	MHz	90/10% V <sub>IO</sub>

Table 12. OVT GPIO DC Specifications (P5\_0 and P5\_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID71A	I <sub>IL</sub>	Input leakage (absolute value). $V_{IH} > V_{DD}$			10		25°C, V <sub>DD</sub> = 0 V, V <sub>IH</sub> = 3.0 V
SID66A	V <sub>OL</sub>	Output voltage LOW level	1	ı	0.4	<b>V</b>	I <sub>OL</sub> = 20 mA, V <sub>DD</sub> > 2.9 V



## Table 13. OVT GPIO AC Specifications (P5\_0 and P5\_1 Only)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID78A	T <sub>RISE_OVFS</sub>	Output rise time in Fast-Strong mode	1.5	-	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3 V
SID79A	T <sub>FALL_OVFS</sub>	Output fall time in Fast-Strong mode	1.5	-	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3 V
SID80A	T <sub>RISESS</sub>	Output rise time in Slow-Strong mode	10	-	60	ns	25 pF load, 10%-90%, V <sub>DD</sub> = 3.3 V
SID81A	T <sub>FALLSS</sub>	Output fall time in Slow-Strong mode	10	-	60	ns	25 pF load, 10%-90%, V <sub>DD</sub> = 3.3 V
SID82A	F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V Fast-Strong mode	_	-	24	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID83A	F <sub>GPIOUT2</sub>	GPIO $F_{OUT}$ ; 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V Fast-Strong mode	_	-	16	MHz	90/10%, 25 pF load, 60/40 duty cycle

## XRES

## Table 14. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID87	V <sub>IH</sub>	Input voltage HIGH threshold	0.7 × V <sub>DDD</sub>	_	_	V	CMOS input
SID88	$V_{IL}$	Input voltage LOW threshold	-	_	$0.3 \times V_{DDD}$	V	CMOS input
SID89	R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID90	C <sub>IN</sub>	Input capacitance	-	3	_	pF	
SID91	V <sub>HYSXRES</sub>	Input voltage hysteresis	-	100	_	mV	
SID92	I <sub>DIODE</sub>	Current through protection diode to $V_{DD}/V_{SS}$	_	_	100	μA	

## Table 15. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID93	T <sub>RESETWIDTH</sub>	Reset pulse width	1	-	-	μs	

Document Number: 001-90478 Rev. \*G Page 23 of 41



# **Analog Peripherals**

Temperature Sensor

## **Table 16. Temperature Sensor Specifications**

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID155	T <sub>SENSACC</sub>	Temperature sensor accuracy	<b>-</b> 5	±1	5	°C	–40 to +85 °C

#### SAR ADC

## Table 17. SAR ADC DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID156	A_RES	Resolution	_	-	12	bits	
SID157	A_CHNIS_S	Number of channels – single-ended	_	_	8		8 full-speed
SID158	A-CHNKS_D	Number of channels – differential	-	_	4		Differential inputs use neighboring I/O
SID159	A-MONO	Monotonicity	_	_	_		Yes
SID160	A_GAINERR	Gain error	-	_	±0.1	%	With external reference
SID161	A_OFFSET	Input offset voltage	_	_	2	mV	Measured with 1-V V <sub>REF</sub>
SID162	A_ISAR	Current consumption	_	_	1	mA	
SID163	A_VINS	Input voltage range – single-ended	V <sub>SS</sub>	_	$V_{DDA}$	V	
SID164	A_VIND	Input voltage range – differential	V <sub>SS</sub>	_	$V_{DDA}$	V	
SID165	A_INRES	Input resistance	_	_	2.2	kΩ	
SID166	A_INCAP	Input capacitance	_	_	10	pF	
SID312	VREFSAR	Trimmed internal reference to SAR	-1	_	1	%	Percentage of Vbg (1.024 V)

## Table 18. SAR ADC AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID167	A_PSRR	Power supply rejection ratio	70	_	_	dB	Measured at 1 V
SID168	A_CMRR	Common-mode rejection ratio	66	_	_	dB	
SID169	A_SAMP	Sample rate	_	_	1	Msps	
SID313	Fsarintref	SAR operating speed without external reference bypass	_	-	100	Ksps	12-bit resolution
SID170	A_SNR	Signal-to-noise ratio (SNR)	65	_	_	dB	F <sub>IN</sub> = 10 kHz
SID171	A_BW	Input bandwidth without aliasing	_	_	A_SAMP/ 2	kHz	
SID172	A_INL	Integral nonlinearity (INL). $V_{DD}$ = 1.71 to 5.5 V, 1 Msps	-1.7	_	2	LSB	$V_{REF}$ = 1 V to $V_{DD}$
SID173	A_INL	Integral nonlinearity. V <sub>DDD</sub> = 1.71 to 3.6 V, 1 Msps	-1.5	-	1.7	LSB	$V_{REF}$ = 1.71 V to $V_{DD}$
SID174	A_INL	Integral nonlinearity. $V_{DD}$ = 1.71 to 5.5 V, 500 Ksps	-1.5	-	1.7	LSB	$V_{REF}$ = 1 V to $V_{DD}$
SID175	A_DNL	Differential nonlinearity (DNL). V <sub>DD</sub> = 1.71 to 5.5 V, 1 Msps	<b>–</b> 1	-	2.2	LSB	$V_{REF}$ = 1 V to $V_{DD}$





 Table 18. SAR ADC AC Specifications (continued)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID176	A_DNL	Differential nonlinearity. V <sub>DD</sub> = 1.71 to 3.6 V, 1 Msps	<b>–</b> 1	_	2	LSB	$V_{REF}$ = 1.71 V to $V_{DD}$
SID177	A_DNL	Differential nonlinearity. V <sub>DD</sub> = 1.71 to 5.5 V, 500 Ksps	<b>–1</b>	_	2.2	LSB	$V_{REF}$ = 1 V to $V_{DD}$
SID178	A_THD	Total harmonic distortion	-	_	-65	dB	F <sub>IN</sub> = 10 kHz

CSD

# Table 19. CSD Block Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID179	VCSD	Voltage range of operation	1.71	_	5.5	V	
SID180	IDAC1	DNL for 8-bit resolution	-1	_	1	LSB	
SID181	IDAC1	INL for 8-bit resolution	-3	_	3	LSB	
SID182	IDAC2	DNL for 7-bit resolution	-1	_	1	LSB	
SID183	IDAC2	INL for 7-bit resolution	-3	_	3	LSB	
SID184	SNR	Ratio of counts of finger to noise	5	_	_	Ratio	Capacitance range of 9 pF to 35 pF; 0.1-pF sensitivity. Radio is not operating during the scan
SID185	IDAC1_CRT1	Output current of IDAC1 (8-bits) in HIGH range	-	612	_	μA	
SID186	IDAC1_CRT2	Output current of IDAC1 (8-bits) in LOW range	-	306	_	μA	
SID187	IDAC2_CRT1	Output current of IDAC2 (7-bits) in HIGH range	_	305	_	μA	
SID188	IDAC2_CRT2	Output current of IDAC2 (7-bits) in LOW range	-	153	_	μA	

Document Number: 001-90478 Rev. \*G Page 25 of 41





# **Digital Peripherals**

4x TCPWM

# Table 20. Timer DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID189	I <sub>TIM1</sub>	Block current consumption at 3 MHz	-	_	42	μA	16-bit timer
SID190	I <sub>TIM2</sub>	Block current consumption at 12 MHz	-	_	130	μA	16-bit timer
SID191	I <sub>TIM3</sub>	Block current consumption at 48 MHz	_	_	535	μA	16-bit timer

## **Table 21. Timer AC Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID192	T <sub>TIMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	_	48	MHz	
SID193	T <sub>CAPWINT</sub>	Capture pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
SID194	T <sub>CAPWEXT</sub>	Capture pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
SID195	T <sub>TIMRES</sub>	Timer resolution	T <sub>CLK</sub>	_	_	ns	
SID196	T <sub>TENWIDINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
SID197	T <sub>TENWIDEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
SID198	T <sub>TIMRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
SID199	T <sub>TIMRESEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	

#### Counter

## **Table 22. Counter DC Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID200	I <sub>CTR1</sub>	Block current consumption at 3 MHz	_	_	42	μA	16-bit Counter
SID201	I <sub>CTR2</sub>	Block current consumption at 12 MHz	_	-	130	μA	16-bit Counter
SID202	I <sub>CTR3</sub>	Block current consumption at 48 MHz	_	_	535	μA	16-bit Counter

#### **Table 23. Counter AC Specifications**

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID203	T <sub>CTRFREQ</sub>	Operating frequency	F <sub>CLK</sub>	_	48	MHz	
SID204	T <sub>CTRPWINT</sub>	Capture pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
SID205	T <sub>CTRPWEXT</sub>	Capture pulse width (external)	2 × T <sub>CLK</sub>	-	-	ns	
SID206	T <sub>CTRES</sub>	Counter resolution	T <sub>CLK</sub>	_	_	ns	
SID207	T <sub>CENWIDINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
SID208	T <sub>CENWIDEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
SID209	T <sub>CTRRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
SID210	T <sub>CTRRESWEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	

# Pulse Width Modulation (PWM)

# Table 24. PWM DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID211	I <sub>PWM1</sub>	Block current consumption at 3 MHz	-	_	42	μA	16-bit PWM
SID212	I <sub>PWM2</sub>	Block current consumption at 12 MHz	_	-	130	μΑ	16-bit PWM
SID213	I <sub>PWM3</sub>	Block current consumption at 48 MHz	_	_	535	μA	16-bit PWM

Document Number: 001-90478 Rev. \*G Page 26 of 41



## Table 25. PWM AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID214	T <sub>PWMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	_	48	MHz	
SID215	T <sub>PWMPWINT</sub>	Pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
SID216	T <sub>PWMEXT</sub>	Pulse width (external)	2 × T <sub>CLK</sub>	-	_	ns	
SID217	T <sub>PWMKILLINT</sub>	Kill pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	
SID218	T <sub>PWMKILLEXT</sub>	Kill pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
SID219	T <sub>PWMEINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	-	_	ns	
SID220	T <sub>PWMENEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	-	_	ns	
SID221	T <sub>PWMRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
SID222	T <sub>PWMRESWEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	

 $I^2C$ 

## Table 26. I<sup>2</sup>C DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	I <sub>I2C1</sub>	Block current consumption at 100 kHz	_	-	50	μΑ	
SID224	I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	-	155	μΑ	
SID225	I <sub>I2C3</sub>	Block current consumption at 1 Mbps	_	_	390	μΑ	
SID226	I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep-Sleep mode	1	-	1.4	μΑ	

# Table 27. Fixed I<sup>2</sup>C AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID227	F <sub>I2C1</sub>	Bit rate	_	1	1	Mbps	

#### LCD Direct Drive

## Table 28. LCD Direct Drive DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID228	I <sub>LCDLOW</sub>	Operating current in low-power mode	-	17.5	-	μA	16 × 4 small-segment display at 50 Hz
SID229	C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	_	500	5000	pF	
SID230	LCD <sub>OFFSET</sub>	Long-term segment offset	-	20	_	mV	
SID231	I <sub>LCDOP1</sub>	LCD system operating current. Vbias = 5 V	-	2	-	mA	32 × 4 segments. 50 Hz. 25 °C
SID232	I <sub>LCDOP2</sub>	LCD system operating current. Vbias = 3.3 V	ı	2	1	mA	32 × 4 segments. 50 Hz. 25 °C

## Table 29. LCD Direct Drive AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID233	F <sub>LCD</sub>	LCD frame rate	10	50	150	Hz	

# Table 30. Fixed UART DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234	I <sub>UART1</sub>	Block current consumption at 100 kbps	1	1	55	μΑ	
SID235	I <sub>UART2</sub>	Block current consumption at 1000 kbps	ı	ı	312	μΑ	

Document Number: 001-90478 Rev. \*G Page 27 of 41



PRoC BLE: CYBL10X6X Family Datasheet

## Table 31. Fixed UART AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID236	F <sub>UART</sub>	Bit rate	_	_	1	Mbps	

## SPI Specifications

## Table 32. Fixed SPI DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID237	I <sub>SPI1</sub>	Block current consumption at 1 Mbps	_	_	360	μΑ	
SID238	I <sub>SPI2</sub>	Block current consumption at 4 Mbps	_	_	560	μΑ	
SID239	I <sub>SPI3</sub>	Block current consumption at 8 Mbps	_	_	600	μΑ	

## Table 33. Fixed SPI AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID240	F <sub>SPI</sub>	SPI operating frequency (master; 6x oversampling)	-	-	8	MHz	

## Table 34. Fixed SPI Master Mode AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID241	T <sub>DMO</sub>	MOSI valid after SCLK driving edge	_	_	18	ns	
SID242	T <sub>DSI</sub>	MISO valid before SCLK capturing edge. Full clock, late MISO sampling used	20	_	_	ns	Full clock, late MISO sampling
SID243	T <sub>HMO</sub>	Previous MOSI data hold time	0	-	_	ns	Referred to Slave capturing edge

#### Table 35. Fixed SPI Slave Mode AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units
SID244	T <sub>DMI</sub>	MOSI valid before SCLK capturing edge	40	-	_	ns
SID245	T <sub>DSO</sub>	MISO valid after SCLK driving edge	_	-	42 + 3 × T <sub>SCB</sub>	ns
SID246	T <sub>DSO_ext</sub>	MISO Valid after SCLK driving edge in external clock mode. V <sub>DD</sub> < 3.0 V	_	_	50	ns
SID247	T <sub>HSO</sub>	Previous MISO data hold time	0	-	-	ns
SID248	T <sub>SSELSCK</sub>	SSEL valid to first SCK valid edge	100	-	_	ns

Document Number: 001-90478 Rev. \*G Page 28 of 41



## Memory

#### Table 36. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID249	$V_{PE}$	Erase and program voltage	1.71	_	5.5	V	
SID309	T <sub>WS48</sub>	Number of Wait states at 32–48 MHz	2	_	_		CPU execution from flash
SID310	T <sub>WS32</sub>	Number of Wait states at 16–32 MHz	1	_	_		CPU execution from flash
SID311	T <sub>WS16</sub>	Number of Wait states for 0–16 MHz	0	_	_		CPU execution from flash

## Table 37. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID250	T <sub>ROWWRITE</sub> <sup>[4]</sup>	Row (block) write time (erase and program)	_	_	20	ms	Row (block) = 128 bytes
SID251	T <sub>ROWERASE</sub> <sup>[4]</sup>	Row erase time	_	_	13	ms	
SID252	T <sub>ROWPROGRAM</sub> <sup>[4]</sup>	Row program time after erase	_	_	7	ms	
SID253	T <sub>BULKERASE</sub> <sup>[4]</sup>	Bulk erase time (128 KB)	_	_	35	ms	
SID254	T <sub>DEVPROG</sub> <sup>[4]</sup>	Total device program time	_	_	25	seconds	
SID255	F <sub>END</sub>	Flash endurance	100 K	_	_	cycles	
SID256	F <sub>RET</sub>	Flash retention. $T_A \le 55$ °C, 100 K P/E cycles	20	_	_	years	
SID257	F <sub>RET2</sub>	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	years	

## **System Resources**

Power-on-Reset (POR)

## Table 38. POR DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID258	V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	-	1.45	V	
SID259	V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	-	1.40	V	
SID260	V <sub>IPORHYST</sub>	Hysteresis	15	-	200	mV	

#### Table 39. POR AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID264	T <sub>PPOR_TR</sub>	Precision power-on reset (PPOR) response time in Active and Sleep modes	-	-	1	μs	

#### Note

Document Number: 001-90478 Rev. \*G Page 29 of 41

<sup>4.</sup> It can take as much as 20 ms to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.





#### Table 40. Brown-Out Detect

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID261	V <sub>FALLPPOR</sub>	BOD trip voltage in Active and Sleep modes	1.64	-	-	V	
SID262	V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.4	_	_	V	

#### Table 41. Hibernate Reset

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID263	V <sub>HBRTRIP</sub>	BOD trip voltage in Hibernate	1.1	-	-	V	

Voltage Monitors (LVD)

## Table 42. Voltage Monitor DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID265	V <sub>LVI1</sub>	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	
SID266	$V_{LVI2}$	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	
SID267	$V_{LVI3}$	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	
SID268	$V_{LVI4}$	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	
SID269	V <sub>LVI5</sub>	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	
SID270	V <sub>LVI6</sub>	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	
SID271	V <sub>LVI7</sub>	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	
SID272	V <sub>LVI8</sub>	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	
SID273	V <sub>LVI9</sub>	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	
SID274	V <sub>LVI10</sub>	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	
SID275	V <sub>LVI11</sub>	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	
SID276	V <sub>LVI12</sub>	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	
SID277	V <sub>LVI13</sub>	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	
SID278	V <sub>LVI14</sub>	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	
SID279	V <sub>LVI15</sub>	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	
SID280	V <sub>LVI16</sub>	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	
SID281	LVI_IDD	Block current	_	-	100	μΑ	

## Table 43. Voltage Monitor AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID282	T <sub>MONTRIP</sub>	Voltage monitor trip time	I	Ī	1	μs	

Document Number: 001-90478 Rev. \*G Page 30 of 41



#### SWD Interface

## Table 44. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID283	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	_	14		SWDCLK ≤ 1/3 CPU clock frequency
SID284	F_SWDCLK2	$1.71~V \leq V_{DD} \leq 3.3~V$	_	_	7		SWDCLK ≤ 1/3 CPU clock frequency
SID285	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	-	1	ns	
SID286	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	_	-	ns	
SID287	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5 × T	ns	
SID288	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	_	ns	

#### Internal Main Oscillator

## Table 45. IMO DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID289	I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	_	1000	μA	
SID290	I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	_	325	μA	
SID291	I <sub>IMO3</sub>	IMO operating current at 12 MHz	_	_	225	μΑ	
SID292	I <sub>IMO4</sub>	IMO operating current at 6 MHz	_	_	180	μΑ	
SID293	I <sub>IMO5</sub>	IMO operating current at 3 MHz	_	_	150	μA	

#### Table 46. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID296	F <sub>IMOTOL3</sub>	Frequency variation from 3 to 48 MHz	_	_	±2	%	With API-called calibration
SID297	F <sub>IMOTOL3</sub>	IMO startup time	-	12	-	μs	

## Internal Low-Speed Oscillator

## Table 47. ILO DC Specifications

S	Spec ID Parameter Description		Min	Тур	Max	Units	Details/Conditions
SIE	SID298 I <sub>ILO2</sub> ILO operating current at 32 kHz		_	0.3	1.05	μΑ	

## Table 48. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID299	T <sub>STARTILO1</sub>	ILO startup time	_	_	2	ms	
SID300	F <sub>ILOTRIM1</sub>	32-kHz trimmed frequency	15	32	50	kHz	

## Table 49. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID301	ExtClkFreq	External clock input frequency	0	-	48		CMOS input level only. TTL input is not supported
SID302	Duty cycle; measured at V <sub>DD</sub> /2		45	_	55	%	CMOS input level only. TTL input is not supported

Document Number: 001-90478 Rev. \*G Page 31 of 41



Table 50. ECO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID389	F <sub>ECO</sub>	Crystal frequency	_	24	-	MHz	
SID390	F <sub>TOL</sub>	Frequency tolerance	-50	_	50	ppm	
SID391	ESR	Equivalent series resistance		_	60	Ω	
SID392	PD	Drive level	_	_	100	μW	
SID393	T <sub>START1</sub>	Startup time (Fast Charge on)	_	_	850	μs	
SID394	T <sub>START2</sub>	Startup time (Fast Charge off)	_	_	3	ms	
SID395	C <sub>L</sub>	Load capacitance	_	8	-	pF	
SID396	C <sub>0</sub>	Shunt capacitance	_	1.1	_	pF	
SID397	I <sub>ECO</sub>	Operating current	_	1400	_	μA	Includes LDO+BG current

Table 51. WCO Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID398	F <sub>WCO</sub>	Crystal frequency	-	32.768	_	kHz	
SID399	F <sub>TOL</sub>	Frequency tolerance	_	50	_	ppm	
SID400	ESR	Equivalent series resistance	_	50	_	kΩ	
SID401	PD	Drive level	_	_	1	μW	
SID402	T <sub>START</sub>	Startup time	_	_	500	ms	
SID403	C <sub>L</sub>	Crystal load capacitance	6	-	12.5	pF	
SID404	C <sub>0</sub>	Crystal shunt capacitance	-	1.35	_	pF	
SID405	I <sub>wco1</sub>	Operating current (high-power mode)	_	_	8	μΑ	
SID406	I <sub>WCO2</sub>	Operating current (low-power mode)	-	_	1	μΑ	






# **Ordering Information**

The CYBL10X6X part numbers and features are listed in the following table.

Part Number	CPU Speed (MHz)	Flash Size (KB)	CapSense	SCB	TCPWM	12-Bit SAR ADC	I <sup>2</sup> S	PWM	LCD	Package
CYBL10161-56LQXI	48	128	No	1	2	1 Msps	No	No	No	56-QFN
CYBL10162-56LQXI	48	128	No	2	4	1 Msps	No	4	No	56-QFN
CYBL10163-56LQXI	48	128	No	2	4	1 Msps	Yes	No	No	56-QFN
CYBL10461-56LQXI	48	128	Yes	2	4	1 Msps	No	No	No	56-QFN
CYBL10462-56LQXI	48	128	Yes	2	4	1 Msps	Yes	No	No	56-QFN
CYBL10463-56LQXI	48	128	Yes	2	4	1 Msps	No	No	Yes	56-QFN
CYBL10561-56LQXI	48	128	Yes (Gestures)	2	4	1 Msps	No	No	No	56-QFN
CYBL10562-56LQXI	48	128	Yes (Gestures)	2	4	1 Msps	Yes	1	No	56-QFN
CYBL10563-56LQXI	48	128	Yes	2	4	1 Msps	Yes	1	Yes	56-QFN
CYBL10563-68FNXI	48	128	Yes	2	4	1 Msps	Yes	1	Yes	68-WLCSP

## **Part Numbering Conventions**

The part numbers are of the form CYBL10ABC-DEFGHI where the fields are defined as follows.



Document Number: 001-90478 Rev. \*G Page 33 of 41





The Field Values are listed in the following table:

Field	Description	Values	Meaning
CYBL	Cypress PRoC BLE Family	CYBL	
10	Subfamily	10	CYBL10X6X
Α	Product Type	1	Embedded Only
		4	CapSense
		5	Touch
В	Flash Capacity	6	128 KB
С	Feature set		
DE	Package Pins	56	
		70	
FG	Package code	LQ	QFN
		FN	WLCSP
		LT	Tape and Reel
Н	Pb	Х	Pb-free
			X Absent (with Pb)
I	Temperature Range	С	Commercial 0 °C to 70 °C
		I	Industrial –40 °C to 85 °C



# **Packaging**

## **Table 52. Package Characteristics**

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>A</sub>	Operating ambient temperature		-40	25	85	°C
$T_J$	Operating junction temperature		-40	_	100	°C
$T_{JA}$	Package θ <sub>JA</sub> (56-pin QFN)		_	16.9	_	°C/watt
$T_JC$	Package $\theta_{JC}$ (56-pin QFN)		_	9.7	_	°C/watt
$T_{JA}$	Package $\theta_{JA}$ (68-ball WLCSP)		-	16.6	_	°C/watt
$T_JC$	Package $\theta_{JC}$ (68-ball WLCSP)		_	0.19	_	°C/watt

## Table 53. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
56-pin QFN	260 °C	30 seconds
68-ball WLCSP	260 °C	30 seconds

## Table 54. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Package	MSL
56-pin QFN	MSL 3
68-ball WLCSP	MSL 1

## Table 55. Package Details

Spec ID	Package	Description
001-58740 Rev. *A	56-pin QFN	7 mm × 7 mm × 0.6 mm
001-92343 Rev. **	68-ball WLCSP	3.52 mm × 3.91 mm × 0.55 mm

Document Number: 001-90478 Rev. \*G Page 35 of 41



**TOP VIEW SIDE VIEW BOTTOM VIEW** 7.00 ±0.10 -PIN# 1 ID 56 43 **(** 42 0.40±0.05 Œ PIN 1 DOT  $\bigcup$ 0.20±0.05 7.00 ±0.10 14 29 15 28 28 15 0.05 MAX - 0.40±0.10 0.55±0.05 5.60±0.10-

0.05

Figure 5. 56-Pin QFN 7 mm × 7 mm × 0.6 mm


#### NOTES:

- 2, BASED ON REF JEDEC # MO-248
- 3. ALL DIMENSIONS ARE IN MILLIMETERS

001-58740 Rev. \*A

The center pad on the QFN package must be connected to ground (VSS) for the proper operation of the device.

Figure 6. 68-Ball WLCSP Package Outline



#### NOTES:

1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18

2. ALL DIMENSIONS ARE IN MILLIMETERS

001-92343 Rev. \*\*



# **Acronyms**

Table 56. Acronyms Used in This Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM <sup>®</sup>	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

Table 56. Acronyms Used in This Document (continued)

Acronym	Description				
ETM	embedded trace macrocell				
FET	field-effect transistor				
FIR	finite impulse response, see also IIR				
FPB	flash patch and breakpoint				
FS	full-speed				
GPIO	general-purpose input/output, applies to a PSoC pin				
HCI	host controller interface				
HVI	high-voltage interrupt, see also LVI, LVD				
IC	integrated circuit				
IDAC	current DAC, see also DAC, VDAC				
IDE	integrated development environment				
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol				
I <sup>2</sup> S	Inter-IC Sound				
IIR	infinite impulse response, see also FIR				
ILO	internal low-speed oscillator, see also IMO				
IMO	internal main oscillator, see also ILO				
INL	integral nonlinearity, see also DNL				
I/O	input/output, see also GPIO, DIO, SIO, USBIO				
IPOR	initial power-on reset				
IPSR	interrupt program status register				
IRQ	interrupt request				
ITM	instrumentation trace macrocell				
LCD	liquid crystal display				
LIN	Local Interconnect Network, a communications protocol.				
LR	link register				
LUT	lookup table				
LVD	low-voltage detect, see also LVI				
LVI	low-voltage interrupt, see also HVI				
LVTTL	low-voltage transistor-transistor logic				
MAC	multiply-accumulate				
MCU	microcontroller unit				
MISO	master-in slave-out				
NC	no connect				
NMI	nonmaskable interrupt				
NRZ	non-return-to-zero				
NVIC	nested vectored interrupt controller				

Document Number: 001-90478 Rev. \*G Page 37 of 41



 Table 56. Acronyms Used in This Document (continued)

Acronym	Description					
NVL	nonvolatile latch, see also WOL					
opamp	operational amplifier					
PAL	programmable array logic, see also PLD					
PC	program counter					
PCB	printed circuit board					
PGA	programmable gain amplifier					
PHUB	peripheral hub					
PHY	physical layer					
PICU	port interrupt control unit					
PLA	programmable logic array					
PLD	programmable logic device, see also PAL					
PLL	phase-locked loop					
PMDD	package material declaration data sheet					
POR	power-on reset					
PRES	precise power-on reset					
PRS	pseudo random sequence					
PS	port read data register					
PSoC <sup>®</sup>	Programmable System-on-Chip™					
PSRR	power supply rejection ratio					
PWM	pulse-width modulator					
RAM	random-access memory					
RISC	reduced-instruction-set computing					
RMS	root-mean-square					
RTC	real-time clock					
RTL	register transfer language					
RTR	remote transmission request					
RX	receive					
SAR	successive approximation register					
SC/CT	switched capacitor/continuous time					
SCL	I <sup>2</sup> C serial clock					
SDA	I <sup>2</sup> C serial data					
S/H	sample and hold					
SINAD	signal to noise and distortion ratio					
SIO	special input/output, GPIO with advanced features. See GPIO.					
SOC	start of conversion					
SOF	start of frame					
SPI	Serial Peripheral Interface, a communications protocol					
SR	slew rate					

Table 56. Acronyms Used in This Document (continued)

Acronym	Description				
SRAM	static random access memory				
SRES	software reset				
STN	super twisted nematic				
SWD	serial wire debug, a test protocol				
SWV	single-wire viewer				
TD	transaction descriptor, see also DMA				
THD	total harmonic distortion				
TIA	transimpedance amplifier				
TN	twisted nematic				
TRM	technical reference manual				
TTL	transistor-transistor logic				
TX	transmit				
UART	Universal Asynchronous Transmitter Receiver, a communications protocol				
USB	Universal Serial Bus				
USBIO	USB input/output, PSoC pins used to connect to a USB port				
VDAC	voltage DAC, see also DAC, IDAC				
WDT	watchdog timer				
WOL	write once latch, see also NVL				
WRES	watchdog timer reset				
XRES	external reset I/O pin				
XTAL	crystal				

Document Number: 001-90478 Rev. \*G Page 38 of 41



# **Document Conventions**

## **Units of Measure**

Table 57. Units of Measure

Symbol	Unit of Measure			
°C	degrees Celsius			
dB	decibel			
dBm	decibel-milliwatts			
fF	femtofarads			
Hz	hertz			
KB	1024 bytes			
kbps	kilobits per second			
Khr	kilohour			
kHz	kilohertz			
kΩ	kilo ohm			
ksps	kilosamples per second			
LSB	least significant bit			
Mbps	megabits per second			
MHz	megahertz			
ΜΩ	mega-ohm			
Msps	megasamples per second			
μΑ	microampere			
μF	microfarad			

Table 57. Units of Measure (continued)

Symbol	Unit of Measure				
μΗ	microhenry				
μs	microsecond				
μV	microvolt				
μW	microwatt				
mA	milliampere				
ms	millisecond				
mV	millivolt				
nA	nanoampere				
ns	nanosecond				
nV	nanovolt				
Ω	ohm				
pF	picofarad				
ppm	parts per million				
ps	picosecond				
s	second				
sps	samples per second				
sqrtHz	square root of hertz				
V	volt				
W	watt				

Document Number: 001-90478 Rev. \*G Page 39 of 41

Page 40 of 41



# **Revision History**

Description Title: CYBL10X6X Family Datasheet Programmable Radio-on-Chip With Bluetooth Low Energy (PRoC BLE) Document Number: 001-90478								
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*F	4567076	CSAI	11/11/2014	Initial release				
*G	4600081	SKAR	12/19/2014	Revision to 16-bit Timer Counter PWM, block current consumption at 3, 12, and 48 MHz to align with CHAR data				
				Revision of I <sup>2</sup> C/ UART block current consumption to align with CHAR data				
				Revision of LCD Direct Drive - operating current in low-power mode to align with CHAR data				
				Revision of BLE RF Average Current Spec for 4-sec BLE connection interval to 6.25 $\mu A$ to align with CHAR data				
				Revision of RXS with idle transmitter, with balun loss and in high-gain mode to align with CHAR data				
				Clarified the I <sub>ECO</sub> operating current to reflect crystal current - LDO and Bandgap current as well				
				Corrected Typo for SID#245 (CPU -> SCB)				
				Corrected Typo for SID#275				
				Removed errata				





## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory PSoC

Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2013-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-90478 Rev. \*G

Revised December 19, 2014

Page 41 of 41

All products and company names mentioned in this document may be the trademarks of their respective holders.