

2-Mbit (128 K × 18) Flow-Through Sync SRAM

Features

- 128 K × 18 common I/O
- 3.3 V core power supply
- 3.3- / 2.5-V I/O supply
- Fast clock-to-output times
 □ 6.5 ns (133 MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Offered in JEDEC-standard Pb-free 100-pin thin quad flat pack (TQFP) package
- "ZZ" sleep mode option

Functional Description

The CY7C1324H^[1] is a 128 K × 18 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE_1) , depth-expansion Chip Enables (CE_2) and CE_3 , Burst Control inputs (ADSC), ADSP, and ADV), Write Enables $(BW_{[A:B]})$, and BWE), and Global Write (BW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin. The CY7C1324H allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input. Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

The CY7C1324H operates from a +3.3 V core power supply while all outputs may operate with either a +3.3 V or +2.5 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide


	133 MHz	Unit
Maximum access time	6.5	ns
Maximum operating current	225	mA
Maximum standby current	40	mA



^{1.} Refer to the application note, SRAM System Design Guidelines for more information on best-practices recommendations.



Logic Block Diagram






Contents

2-Mbit (128 K × 18) Flow-Through Sync SRAM	1
Features	1
Functional Description	1
Selection Guide	1
Logic Block Diagram	2
Pin Configurations	
Pin Definitions	
Functional Overview	6
Single Read Accesses	
Single Write Accesses Initiated by ADSP	
Single Write Accesses Initiated by ADSC	6
Burst Sequences	
Sleep Mode	
Interleaved Burst Address Table	
(MODE = Floating or VDD)	7
Linear Burst Address Table (MODE = GND)	
ZZ Mode Electrical Characteristics	
Truth Table	
Truth Table for Read/Write	


viaxiiiiuiii Raiiiys	9
Operating Range	9
Electrical Characteristics	
Capacitance	10
Гhermal Resistance	10
Switching Characteristics	11
Fiming Diagrams	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	17
Units of Measure	17
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	19





Pin Configurations

Figure 1. 100-Pin TQFP Pinout^[2]



Note

^{2.} Refer to the application note, AN4025 for more information on SRAM address and I/O pin order.



Pin Definitions

Name	I/O	Description
A0, A1, A	Input- Synchronous	Address Inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
$\overline{BW}_{A,}\overline{BW}_{B}$	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct Byte Writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global Write is conducted (ALL bytes are written, regardless of the values on $BW_{[A:B]}$ and BWE).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a Byte Write.
CLK	Input-Clock	Clock Input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE ₁	Input- Synchronous	Chip Enable 1 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and CE_3 to select/deselect the device. ADSP is ignored if CE_1 is HIGH. CE_1 is sampled only when a new external address is loaded.
CE ₂	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₃ to select/deselect the device. CE ₂ is sampled only when a new external address is loaded.
CE ₃	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE ₁ and CE ₂ to select/deselect the device. CE ₃ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a Read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A $[1:0]$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	ZZ "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down.
DQs DQP _{A,} DQP _B	I/O- Synchronous	Bidirectional Data I/O Lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the Read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _[A:B] are placed in a tristate condition.
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{SS}	Ground	Ground for the device.

Document Number: 001-00208 Rev. *E Page 5 of 19



Pin Definitions (continued)

Name	I/O	Description
V_{DDQ}	I/O power supply	Power supply for the I/O circuitry.
MODE		Selects Burst Order . When tied to GND selects linear burst sequence. When tied to V _{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up.
NC		No Connects. Not internally connected to the die. 4M, 9M, 18M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133 MHz device).

The CY7C1324H supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW_[A:B]) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tristate control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise: (1) CE₁, CE₂, and CE₃ are all asserted active, and (2) ADSP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the OE input is asserted LOW, the requested data is available at the data outputs a maximum to t_{CDV} after clock rise. ADSP is ignored if $\overline{CE_1}$ is HIGH.

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_3 are all asserted active, and (2) \overline{ADSP} is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and $\overline{BW}_{[A:B]}$) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a Write) on the next clock rise, the appropriate data is latched and written into the device. Byte Writes are allowed. During Byte Writes, \overline{BWA} controls DQA and \overline{BWB} controls DQB. All I/Os are tristated during a Byte Write. Since this is a common I/O device, the asynchronous \overline{OE} input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated once a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1) CE₁, CE₂, and CE₃ are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deasserted HIGH, and (4) the write input signals (GW, BWE, and BW[A:B]) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to DQ[A:D] is written into the specified address location. Byte Writes are allowed. During Byte Writes, BWA controls DQA and BWB controls DQB. All I/Os are tristated when a Write is detected, even a Byte Write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated once a write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1324H provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by $A_{[1:0]}$, and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to an interleaved burst sequence.

Document Number: 001-00208 Rev. *E Page 6 of 19



Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of tzzrec after the ZZ input returns LOW.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

First Address A1, A0	Second Address A1, A0	Third Address A1, A0	Fourth Address A1, A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

Linear Burst Address Table (MODE = GND)

First Address A ₁ , A ₀	Second Address A ₁ , A ₀	Third Address A ₁ , A ₀	Fourth Address A ₁ , A ₀
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$		40	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$		2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}		ns
t _{ZZI}	ZZ Active to sleep current	This parameter is sampled		2t _{CYC}	ns
t _{RZZI}	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns

Truth Table

				· ·								
Cycle Description ^[3, 4, 5, 6]	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WE	OE	CLK	DQ
Deselected cycle, power-down	None	Н	Х	Х	L	X	L	Х	Х	X	L-H	Tristate
Deselected cycle, power-down	None	L	L	Х	L	L	X	Х	Χ	X	L-H	Tristate
Deselected cycle, power-down	None	L	Х	Н	L	L	X	X	Х	Χ	L-H	Tristate
Deselected cycle, power-down	None	L	L	Х	L	Н	L	X	Х	Χ	L-H	Tristate
Deselected cycle, power-down	None	Х	Х	Х	L	Н	L	Х	Х	X	L-H	Tristate
Sleep mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	X	X	Tristate
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	X	L	L-H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	H	L-H	Tristate
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	X	L-H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L,	L-H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L-H	Tristate
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	Tristate
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D

Document Number: 001-00208 Rev. *E Page 7 of 19



Truth Table

Cycle Description ^[3, 4, 5, 6]	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WE	OE	CLK	DQ
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	Tristate
Read cycle, suspend burst	Current	Н	Х	Χ	L	Х	Н	Н	Н	L	L-H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

Truth Table for Read/Write

Function ^[3, 4]	GW	BWE	BW _B	BW _A
Read	Н	Н	X	X
Read	Н	L	Н	Н
Write byte (A, DQP _A)	Н	L	Н	L
Write byte (B, DQP _B)	Н	L	L	Н
Write all bytes	Н	L	L	L
Write all bytes	L	X	X	X

Notes

- 3. X = "Do not care." H = Logic HIGH, L =Logic LOW.
- $\overline{WRITE} = L$ when any one or more Byte Write Enable signals $(\overline{BW}_A, \overline{BW}_B)$ and $\overline{BWE} = L$ or $\overline{GW} = L$. $\overline{WRITE} = H$ when all Byte Write Enable signals $(\overline{BW}_A, \overline{BW}_B)$, BWE, GW = H.The DQ pins are controlled by the current cycle and the \overline{OE} signal. \overline{OE} is asynchronous and is not sampled with the clock. The SRAM always initiates a Read cycle when \overline{ADSP} is asserted, regardless of the state of \overline{GW} , \overline{BWE} , or $\overline{BW}_{[A:B]}$. Writes may occur only on subsequent clocks after the \overline{ADSP} or with the assertion of \overline{ADSC} . As a result, \overline{OE} must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. \overline{OE} is a don't care for the remainder of the write cycle.
- $\overline{\text{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when $\overline{\text{OE}}$ is inactive or when the device is deselected, and all data bits behave as output when $\overline{\text{OE}}$ is active (LOW).



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with power applied . –55 °C to +125 °C Supply voltage on V_{DD} relative to GND–0.5 V to +4.6 V Supply voltage on V_{DDQ} relative to GND...... −0.5 V to +V_{DD} DC voltage applied to outputs in tristate–0.5 V to V_{DDQ} + 0.5 V DC input voltage –0.5 V to V_{DD} + 0.5 V Current into outputs (LOW) _____20 mA

Static discharge voltage	> 2001 V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	V _{DD}	V _{DDQ}	
Commercial	0 °C to +70 °C	3.3 V	2.5 V -5%	
Industrial	–40 °C to +85 °C	<i>–</i> 5%/+10%	to V _{DD}	

Electrical Characteristics

Over the operating range [7, 8]

Parameter	Description	Test Condit	tions	Min	Max	Unit
V_{DD}	Power supply voltage			3.135	3.6	V
V_{DDQ}	I/O supply voltage	For 3.3 V I/O		3.135	V_{DD}	V
		For 2.5 V I/O		2.375	2.625	V
V _{OH}	Output HIGH voltage	For 3.3 V I/O, I _{OH} = -4.0 mA		2.4		V
		For 2.5 V I/O, I _{OH} = -1.0 mA		2.0		
V_{OL}	Output LOW voltage	For 3.3 V I/O, I _{OL} = 8.0 mA			0.4	V
		For 2.5 V I/O, I _{OL} = 1.0 mA			0.4	
V _{IH}	Input HIGH voltage	For 3.3 V I/O		2.0	V _{DD} + 0.3 V	V
		For 2.5 V I/O	7	1.7	V _{DD} + 0.3 V	
V_{IL}	Input LOW voltage[7]	For 3.3 V I/O		-0.3	0.8	V
		For 2.5 V I/O		-0.3	0.7	
I _X	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μΑ
	Input current of MODE	Input = V _{SS}		-30		μΑ
		Input = V _{DD}			5	μA
	Input current of ZZ	Input = V _{SS}		-5		μA
		Input = V _{DD}			30	μA
I _{OZ}	Output leakage current	$GND \le V_I \le V_{DDQ}$, output disable	led	- 5	5	μA
I _{DD}	V _{DD} operating supply current	V_{DD} = Max, I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC}	7.5 ns cycle, 133 MHz		225	mA
I _{SB1}	Automatic CE power-down current—TTL inputs	$\label{eq:local_decomposition} \begin{aligned} & \text{Maximum V}_{DD}, \\ & \text{device deselected}, \\ & \text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{ f = f}_{MAX,} \\ & \text{inputs switching} \end{aligned}$		90	mA	
I _{SB2}	Automatic CE power-down Current—CMOS inputs	$\label{eq:local_decomposition} \begin{array}{l} \text{Maximum V}_{DD},\\ \text{device deselected},\\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{ V or V}_{IN} \leq 0.3 \text{ V},\\ \text{f = 0, inputs static} \end{array}$		40	mA	

Notes

Overshoot: V_{IH}(AC) < V_{DD} +1.5 V (Pulse width less than t_{CYC}/2), undershoot: V_{IL}(AC) > -2 V (Pulse width less than t_{CYC}/2).
 T_{Power-up}: Assumes a linear ramp from 0 V to V_{DD}(min) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.



Electrical Characteristics

Over the operating range (continued)^[7, 8]

Parameter	Description	Test Condit	Min	Max	Unit	
I _{SB3}	Automatic CE power-down current—CMOS inputs	$\label{eq:maximum} \begin{aligned} &\text{Maximum V}_{DD},\\ &\text{device deselected},\\ &\text{V}_{IN} \geq \text{V}_{DDQ} - 0.3 \text{ V or}\\ &\text{V}_{IN} \leq 0.3 \text{ V,}\\ &\text{f = f}_{MAX}, \text{inputs switching} \end{aligned}$	7.5 ns cycle, 133 MHz		75	mA
I _{SB4}	Automatic CE power-down current—TTL inputs	$\begin{array}{l} \text{Maximum V}_{DD},\\ \text{device deselected},\\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{ V or V}_{IN} \leq 0.3 \text{ V},\\ \text{f} = 0, \text{ inputs static} \end{array}$	7.5 ns cycle, 133 MHz		45	mA


Capacitance

Parameter ^[9]	Description		Test Conditions	100 TQFP Max	Unit
C _{IN}	Input capacitance		T₄ = 25 °C, f = 1 MHz,	5	pF
C _{CLK}	Clock input capacitance		$V_{DD} = 3.3 \text{ V}$	5	pF
C _{I/O}	I/O capacitance		$V_{DDQ} = 2.5 V$	5	pF

Thermal Resistance

Parameter ^[9]	Description		Test Conditions	100 TQFP Package	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	pro	st conditions follow standard test methods and ocedures for measuring thermal impedance, per	30.32	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA	A/JESD51	6.85	°C/W

Figure 2. AC Test Loads and Waveforms



Note

Document Number: 001-00208 Rev. *E Page 10 of 19

^{9.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the operating $range^{[10, 11]}$

Downwoodow	Description	-1:	l lucito	
Parameter	Description	Min		Units
t _{POWER}	V _{DD} (typical) to the first access ^[12]	1		ms
Clock				•
t _{CYC}	Clock cycle time	7.5		ns
t _{CH}	Clock HIGH	2.5		ns
t _{CL}	Clock LOW	2.5		ns
Output Times				
t _{CDV}	Data output valid after CLK Rise		6.5	ns
t _{DOH}	Data output hold after CLK Rise	2.0		ns
t _{CLZ}	Clock to low Z ^[13, 14, 15]	0		ns
t _{CHZ}	Clock to high Z ^[13, 14, 15]		3.5	ns
t _{OEV}	OE LOW to output valid		3.5	ns
t _{OELZ}	OE LOW to output low Z ^[13, 14, 15]	0		ns
t _{OEHZ}	OE HIGH to output high Z ^[13, 14, 15]		3.5	ns
Setup Times				
t _{AS}	Address setup before CLK rise	1.5		ns
t _{ADS}	ADSP, ADSC setup before CLK rise	1.5		ns
t _{ADVS}	ADV setup before CLK rise	1.5		ns
t _{WES}	GW, BWE, BW _[A:B] setup before CLK Rise	1.5		ns
t _{DS}	Data input setup before CLK rise	1.5		ns
t _{CES}	Chip enable setup	1.5		ns
Hold Times				
t _{AH}	Address hold after CLK rise	0.5		ns
t _{ADH}	ADSP, ADSC hold after CLK rise	0.5		ns
t _{WEH}	GW, BWE, BW _[A:B] hold after CLK rise	0.5		ns
t _{ADVH}	ADV hold after CLK rise	0.5		ns
t _{DH}	Data input hold after CLK rise	0.5		ns
t _{CEH}	Chip enable hold after CLK rise	0.5		ns


- 10. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and 1.25 V when V_{DDQ} = 2.5 V
 11. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
 12. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied higher than V_{DD}(minimum) initially before a read or write operation can be initiated.
- 13. t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

 14. At any voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

 15. This parameter is sampled and not 100% tested.



Timing Diagrams




Note

16. On this diagram, when \overline{CE} is LOW, \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH, \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW or \overline{CE}_3 is HIGH.




Timing Diagrams (continued)






Timing Diagrams (continued)



Notes
18. The data bus (Q) remains in high Z following a write cycle unless an \overline{ADSP} , \overline{ADSC} , or \overline{ADV} cycle is performed.
19. \overline{GW} is HIGH.



Timing Diagrams (continued)



Notes

20. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 21. DQs are in High Z when exiting ZZ sleep mode.




Ordering Information

Table 1 lists the CY7C1324H key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.

Table 1. Key Features and Ordering Information


Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
133	CY7C1324H-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial

Ordering Code Definitions



Package Diagram

100 Lead Thin Plastic Quad Flatpack 14 X 20 X 1.4mm





Acronyms

Table 2. Acronyms Used in this Document

Acronym	Description
I/O	input/output
JEDEC	joint electron device engineering council
TQFP	thin quad flat pack

Document Conventions

Units of Measure


Table 3. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	micro amperes
mA	milliamperes
mm	millimeters
ns	nano seconds
Ω	ohms
%	percent
pF	pico Farad
V	volts
W	watts



Document History Page

	Number: 001		(120 K ~ 10) F	low-Through Sync SRAM
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	347377	PCI	See ECN	New datasheet
*A	428408	NXR	See ECN	Converted from Preliminary to Final. Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed 100 MHz Speed-bin Changed Three-State to tristate. Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table. Modified test condition from $V_{IH} \leq V_{DD}$ to $V_{IH} < V_{DD}$ Replaced Package Name column with Package Diagram in the Ordering Information table. Updated the Ordering Information Table. Replaced Package Diagram of 51-85050 from *A to *B
*B	459347	NXR	See ECN	Included 2.5 V I/O option Updated the Ordering Information table.
*C	2897120	NJY	03/22/10	Removed inactive parts from Ordering Information table; Updated package diagram.
*D	3025128	RAJA/NJY	09/08/10	Template update. Added ordering code definitions, acronyms, units of measure, reference documents, and table of contents.
*E	3201680	AESA	03/21/11	Obsolete Datasheet: The last active part (CY7C1324H-133AXC) in this datasheet is pruned.





Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory

Optical & Image Sensing cypress.com/go/image PSoC cypress.com/go/psoc cypress.com/go/touch USB Controllers cypress.com/go/USB cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-00208 Rev. *E

Revised March 21, 2011

Page 19 of 19

PSoC Designer™ is a trademark and PSoC[®] and CapSense[®] are registered trademarks of Cypress Semiconductor Corporation. Intel and Pentium are registered trademarks and i486 is a trademark of Intel Corporation.