




PIN CONNECTIONS






Table 1. PIN FUNCTION DESCRIPTION

Pin No.	Pin Name	Description						
1, 2, 3, 4	PWR_OUT	Power Output. Must be tied to PWR_OUT on opposite side of chip. Use all 3 pins each side.						
5	NIC	No Internal Connection. A signal or voltage applied to this pin will have no effect on device operation.						
6, 7, 8, 9, 10	PS2	Power Source #2. External power input						
11, 12	NIC	No Internal Connection. A signal or voltage applied to this pin will have no effect on device operation.						
13	VCC	Power input from battery.						
14	GND	Ground. Reference point for all voltages.						
15	C1	Filter capacitor for CAT6500's internal power bus						
16	NIC	No Internal Connection. A signal or voltage applied to this pin will have no effect on device operation.						
17	NIC	No Internal Connection. A signal or voltage applied to this pin will have no effect on device operation.						
18	PRIORITY	Priority selects preferred power source when both PS1 and PS2 are powered.						
19	RM_EN2	Reverse Mode Enable 2. Overrides PRIORITY and turns SW2 ON.						
20	GND	Ground. Reference point for all voltages.						
21	RM_EN1	Reverse Mode Enable 1. Overrides PRIORITY and turns SW1 ON.						
22	PS1	Power Source #1. External power input.						
23	SW2_STAT	Power Source 2 Status. An open drain LOW true logic level output indicating that the switch SW2 is turned on.						
24	SW1_STAT	Power Source 1 Status. An open drain LOW true logic level output indicating that the switch SW1 is turned on.						
25, 26, 27, 28	PS1	Power Source #1. External power input.						
29	NIC	No Internal Connection. A signal or voltage applied to this pin will have no effect on device operation.						
30, 31, 32	PWR_OUT	Power Output. Must be tied to PWR_OUT on opposite side of chip. Use all 3 pins each side.						
33	PWR_OUT	Electrically active thermal pad. Does not need to be connected to other PWR_OUTs. Can be left float- ing but must not be connected to other signal paths or Ground.						
34	PS2	Electrically active thermal pad. Does not need to be connected to other PS2 pins. Can be left floating but must not be connected to other signal paths or Ground.						
35	-	Mechanical support for control IC. This chip does not generate any significant heat and does not need a separate heat sinking connection. Electrically this may be left floating or can be grounded. It should NOT be connected to other signals or voltages.						
36	PS1	Electrically active thermal pad. Does not need to be connected to other PS1 pins. Can be left floating but must not be connected to other signal paths or Ground.						
		1						

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Pin	Range	Unit
Input Voltage Range (Note 1)	V _{PS}	PS1, PS2	-5.0 to 18	V
	V _{CC} , V _{PWR_OUT}	VCC, C1, PWR_OUT	-0.3 to 6.0	
Control Logic Input Range	V _{L_IN}	RM_ENx, PRIORITY	-0.3 to 6.0	V
Control Logic Output Range	V _{L_OUT}	SW1_STAT, SW2_STAT	-0.3 to 6.0	V
Maximum Junction Temperature	T _{J(max)}	-	150	°C
Storage Temperature Range	T _{STG}	-	-65 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD _{HBM}	ALL	2	kV
ESD Capability, Machine Model (Note 2)	ESD _{MM}	ALL	200	V
Lead Temperature Soldering Reflow (SMD Styles Only), Pb–Free Versions (Note 3)	T _{SLD}	ALL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC–Q100–002 (EIA/JESD22–A114) ESD Machine Model tested per AEC–Q100–003 (EIA/JESD22–A115)

Latchup Current Maximum Rating: ≤ 150 mA per JEDEC standard: JESD78 3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

Table 3. THERMAL CHARACTERISTICS (Note 4)

Parameter	Symbol	Value	Unit
Thermal Characteristics, TDFN-32 4.4 x 4.4 mm	R _{θJA}		°C/W
Thermal Resistance, Junction-to-Air, 1 sq. Inch, 1 oz. Copper Clad PCB Thermal Resistance, Junction-to-Air, 1 sq. Inch, 2 oz. Copper Clad PCB		59 54	

4. Values based on copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate.

Table 4. RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Input Voltage PS1, PS2	V _{CC}	1.6	5.5	V
	V _{PWR_OUT}	0	5.5	
	V _{PS1} , V _{PS2}	-5	7.7	1
Output Current	I _{PWR_OUT}	0	3.3	A
Control Logic; Inputs and Outputs	V _{L_IN} , V _{L_OUT}	0	5.5	V
Ambient Temperature	T _A	-40	+85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 5. ELECTRICAL OPERATING CHARACTERISTICS $(V_{CC} = 3.9 V, C1 = 0.1 \mu F, unless otherwise noted. Typical values T_A = 25°C, Min/Max values T_A = -40°C to +85°C.)$

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
INPUT / OUTPUT						
Input Voltage	PS1 or PS2 normal operation mode	V _{PS}	1.6	3.9	7.7	V
	PS1 or PS2 overvoltage protection mode	V _{PS}	1.6	3.9	12]
	VCC	V _{CC}	2.5	3.9	5.5	1
Operating Current; SW1 and SW2 ON	Measured at VCC RM_EN1 = 1, RM_EN2 = 1 1.7 V < PS1 < 2.4 V, 1.7 V < PS2 < 2.4 V	Ivcc	-	85	120	μΑ
Quiescent Current; SW1 and SW2 OFF	Measured at VCC PRIORITY = 1, RM_EN1 = 0, RM_EN2 = 0 PS1 < 1.5 V, PS2 < 1.5 V	Ivcc	-	35	45	μΑ
Input Voltage Detect	PS1, PS2, voltage rising	V _{DETR}	1.6	1.7	1.8	V
	PS1, PS2, voltage falling	V _{DETF}	0.1	0.15	0.3	
Over Voltage Detection	PS1, PS2, voltage rising	V _{OVP}	6.5	7.0	7.8	V
Over Voltage Hysteresis	PS1, PS2, voltage falling	V _{HYS}	100	-	250	mV
Reverse Voltage Detect Threshold	PS1, PS2	V _{REV}	-0.7	-	-1.0	V
POWER SWITCHES						
Switch Resistance; SW1, SW2	Measured from PSx to PWR_OUT PS1 or PS2 = 2.5 V, 5°C	R _{ON}	-	80	110	mΩ
	PS1 or PS2 = 5 V, 25°C		-	-	-	
	PS1 or PS2 = 5 V, -40°C to +85°C		-	-	135	
LOGIC						
Input Threshold Voltage	Voltage Increasing, Logic High PRIORITY, RM_EN1, RM_EN2	$V_{\text{th}_{\text{HIGH}}}$	1.0	-	1.5	V
	Voltage Decreasing, Logic Low PRIORITY, RM_EN1, RM_EN2	V _{th_LOW}	0.4	-	0.8	
Input Current	PRIORITY, Pull-Up	I _{IN}	-	10	20	μΑ
	RM_ENx, Pull-Down		-	10	20	1
Output Current HIGH	V _{OH} = V _{IN} - 0.3 V SW1_STAT, SW2_STAT	I _{ОН}	-	10	15	μΑ
Output Voltage LOW	I _{OL} = 3.0 mA SW1_STAT, SW2_STAT	V _{OL}	-	0.3	0.4	V
TIMING						
SW Turn-on Delay Time	Measured from rising edge of RM_ENx to 10% of voltage at PSx; PSx = 2.0 V	t _{ON_DLY}	-	100	-	μs
SW Rise Time	Measured at PWR_OUT 10% to 90% of voltage applied at PSx PS = 2.0 V	t _{RISE}	-	200	300	μs
	Measured at PWR_OUT 10% to 90% of voltage applied at PSx PS = 5 V		-	100	250	
SW Turn-off Time	Measured at PWR_OUT 90% to 10% of voltage applied at PSx	t _{OFF}	-	_	25	μs
Over Voltage Turn-off Time	$PS = 0 V \rightarrow 10 V$	t _{OFF_OV1}	-	10	-	μs
	$PS = 5 V \rightarrow 10 V$	t _{OFF_OV2}	-	10	-	1
Break-Before-Make Off Time	Measured at PWR_OUT, OFF time during transition from PS1 \rightarrow PS2 or PS2 \rightarrow PS1	t _{OFF_BBM}	-	400	-	μs
THERMAL SHUTDOWN	-	· ·				
Thermal Shutdown Temperature		T _{SD}	-	145	-	°C
Thermal Shutdown Hysteresis		T _{SH}	-	10	-	°C




Figure 4. Switch Timing




Figure 5. Overvoltage Turn–Off Timing






Figure 6. Break-Before-Make Switching

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

SW1, SW2

SW1 and SW2 are low ON resistance power FET switches within CAT6500 and form the power transfer path between PS1, PS2 and PWR OUT. SW1 and SW2 are bidirectional allowing for current to flow in either direction. They are controlled by the digital inputs PRIORITY, RM_EN1, RM EN2. While they are not device pins they are defined here in order to make pin functions more understandable.

PS1, PS2

These are input pins for two external power sources which supply power for battery charging and system operation. On the basis of a PRIORITY input, CAT6500 will select from PS1 or PS2 and route power to PWR OUT. If power on the preferred input is unavailable or the voltage is insufficient and a suitable power source is available on the other power input then CAT6500 will use the alternate source.

PS1 and PS2 can also supply power to external devices if a reverse-mode command is given. In reverse-mode, PWR OUT becomes the power source and is connected to either PS1 or PS2 in accord with the reverse-mode command. It is possible for both PS1 and PS2 to be powered simultaneously by PWR_OUT if commanded by the reverse-mode inputs. This dual command state also allows for power transfer between PS1 and PS2.

PWR_OUT

PWR OUT is the common point between SW1 and SW2 and conducts power from either of these inputs to the system's power bus.

When used in reverse mode PWR_OUT can supply power to an external load such as a USB device attached to PS1 or PS2.

RM_EN1, RM_EN2

Reverse mode enable inputs are logic high signals which will override autonomous voltage source selection and force either SW1 or SW2 into an ON state. RM EN1 and RM EN2 act independently of each other and therefore can both be active at the same time.

VCC

VCC is an alternative power source for CAT6500 in the event neither PS1 nor PS2 is powered or if CAT6500 is in reverse-mode and is supplying power to an external device. VCC supplies only CAT6500's internal control logic circuitry and is never routed to PS1, PS2 or PWR_OUT.

C1

CAT6500 can draw its operating current from several different inputs and will switch between these sources as they change or become available. To keep the chip's internal supply voltage stable during these transitions an external filter capacitor is required. The recommended value for C1 is between 0.1 μ F and 1.0 μ F.

GND

The negative power input pin for CAT6500 and system ground.

PRIORITY

PRIORITY is a logic signal input that directs power source selection in forward mode if both PS1 & PS2 sources of power are present at the same time. For PRIORITY low, PS1 is selected. If only one source of power is present, CAT6500 will default to that source.

PRIORITY can be overridden by a RM ENx command in which case the associated power FET SW1 or SW2 is turned ON by the RM_EN command.

SW1 STAT. SW2 STAT

SW1_STAT and SW2_STAT are open drain LOW true digital outputs indicating the operating state of Power Switch 1 (SW1) and Power Switch 2 (SW2), where a LOW indicates the switch is ON. SW1 STAT and SW2 STAT may be pulled up to an external voltage greater than VCC or greater than PSx as long as it does not exceed 5.5 V.

SW1 STAT and SW2 STAT are active in reverse-mode and continue to indicate the operational status of SW1 and SW2.

CIRCUIT DESCRIPTION AND OPERATING CONSIDERATIONS

Description

CAT6500 is an autonomous power selector switch designed for portable device applications where either of two power sources may be used for battery charging and device operation. CAT6500 can operate in two distinct modes, forward or reverse, depending on the states of the RM_ENx inputs.

In forward mode, CAT6500 will automatically select from the available power sources, PS1 or PS2, and direct one to PWR_OUT.

In reverse mode, a system power rail connected to PWR_OUT can source power to an external device attached to either PS1 or PS2. This allows charging or powering of other portable devices.

Power Source Selection

In forward mode, on-chip voltage detection circuitry senses the presence of a suitable power source at power inputs, PS1 and PS2. If both inputs are powered the PRIORITY pin sets the preferred power source directs that source to PWR_OUT. If only one of the two inputs is powered then that power source is directed to PWR_OUT.

CAT6500 provides two status outputs $\overline{SWx_STAT}$ to indicate the presence of a voltage at either PS1 or PS2. These status outputs trigger at 1.7 V and are LOW true digital outputs.

PRIORITY has an internal pull–up and defaults to a logic HIGH if the pin is disconnected or left floating. Input selection follows the truth table in Table 6.

CAT6500 draws its operating power from PS1 or PS2 when a voltage of 2.5 V or more is present. If no power is present at PS1or PS2 or CAT6500 is in reverse mode, power will be drawn from VCC.

CAT6500 provides overvoltage protection to circuitry downstream from the chip by limiting input voltages to 7 V. Should the voltage at PS1 or PS2 rise above 7 V then PWR_OUT will be disconnected from the power source until the voltage returns to safe levels.

CAT6500 provides similar protection for reverse polarity voltages down to -5 V.

Reverse Mode Operation

The RM_ENx inputs allow CAT6500 to operate the power switches in reverse mode where the PWR_OUT becomes the supply powering PS1 and/or PS2. When RM_EN1 is logic high, SW1 switch is turned on and PWR_OUT is connected to PS1. When RM_EN2 is logic high, SW2 switch is turned on and PWR_OUT is connected to PS2. The switch connection remains on until the PWR_OUT voltage decreases all the way to 0 V (below 0.1 V typical) regardless of the state of the associated RM_ENx input.

RM_EN is not affected by the voltage levels seen at PS1 or PS2 as PRIORITY and will not switch OFF automatically if the voltage drops below 1.7 V as would CAT6500 otherwise do. This allows the power connection to be used for signaling purposes as in USB On–The–Go where power line signaling is used to request a transfer of bus Master status between devices. When operating in reverse mode, the $\overline{SW1}$ _STAT and $\overline{SW2}$ _STAT outputs are still active and will reflect the switch conditions.

RM_EN1 and RM_EN2 are independent controls and can be activated simultaneously, meaning both SW1 and SW2 can be conducting at the same time. This presents both opportunities and hazards.

Having both switches ON allows for simultaneous charging or powering of two devices from a single source; a USB power source can charge and operate the device as well as power an additional unit connected to the other PS input. Or the device can power two external units attached to PS1 and PS2.

The downside of this capability becomes apparent when two operating power sources are present at the same time. If both switches are ON the power sources will compete with the stronger driving the weaker. For example; if a wall charger is attached to PS1 and an active USB port to PS2, with both SW1 and SW2 ON, the wall charger will likely dominate and push power backwards into the USB port, possibly elevating the USB bus voltage above allowable limits.

<u>Note:</u> SW1 and SW2 are not current limited and can conduct very high currents if short circuited. Current limiting circuitry is advisable if short circuits are possible in the intended application.

Entering and Exiting Reverse Mode

When entering or exiting Reverse Mode, it is recommended that power applied to PWR_OUT be sequenced with the enabling/disabling signal. It is best to enter Reverse Mode with PWR_OUT at 0 V and apply power after the logic control. Similarly on exiting Reverse Mode, power should be taken to 0 V and then the switch disabled.




Figure 18. Entering and Exiting Reverse Mode

Over-Voltage

CAT6500 is designed to withstand input voltages of up to 18 V on the PS1 or PS2 inputs. In the event of such a fault condition, SW1 or SW2, whichever is exposed to the fault will shut OFF. This fault protection is voltage sensitive, activating at 7 V typically and overrides control inputs PRIORITY, RM_EN1 and RM_EN2.

The response time of the over voltage detection circuit is constant and independent of the rise time of the overvoltage event, however the voltage transient seen at PWR_OUT will vary depending upon the operating conditions at the time of the event. Case 1 and Case 2 of Figure 5 illustrates this. In Case 1, an overvoltage is applied to a PS input as would happen if a malfunctioning or improper charger were used to recharge a handheld appliance. The internal FET switch is initially off and the application of voltage at the PS input initiates turning it ON, but the delay associated with turning ON the switch is very long compared to the overvoltage comparator's response time. The resulting voltage transient at PWR_OUT is very small to non–existent because the FET switch never gets the chance to turn fully ON.

Case 2 assumes voltage is applied to a PS input and the internal FET switch is ON. If for some reason the applied voltage surges above the overvoltage threshold the FET will be turned OFF but a transient will be seen at PWR_OUT. The degree to which the voltage at PWR_OUT exceeds the overvoltage threshold depends upon the rate of voltage rise at PS compared to the comparator's response time.

CAT6500 is tolerant to negative voltages as well and shuts OFF SW1 and SW2 when either PS1 or PS2 goes negative by more than 0.7 V.

Inputs					Connections		Outputs		
PS1	PS2	RM_EN1	RM_EN2	PRIORITY	SW1	SW2	PWR_OUT	SW1_STAT	SW2_STAT
L	L	0	0	Х	0	0	0	1	1
Н	L	0	0		1	0	PS1	0	1
L	Н	0	0	0	0	1	PS2	1	0
Н	Н	0	0		1	0	PS1	0	1
Н	L	0	0		1	0	PS1	0	1
L	Н	0	0	1	0	1	PS2	1	0
Н	Н	0	0		0	1	PS2	1	0
PWR_OUT	Hi–Z	1	0		1	0	Х	0	1
Hi–Z	PWR_OUT	0	1	х	0	1	Х	1	0
PWR_OUT	PWR_OUT	1	1		1	1	Х	0	0

Table 6. POWER SWITCH CONTROL AND SELECTION

$L \leq 1.7 \text{ V} \qquad H \geq 1.7 \text{ V}$	Default = 0	Default = 1	0 = Open	1 = Closed
for voltage rising at PS	if left floating	if left floating		


Break–Before–Make Switching

When switching between power sources either under automatic control (PRIORITY) or in override (RM_EN), CAT6500 disables the active switch before the new connection is made. This ensures there will be no unintended cross conduction between PS1 and PS2. Even when SW1 and SW2 are commanded to be ON simultaneously there is a brief interval when both SW1 and SW2 are OFF. Figure 6 illustrates this.

Thermal Considerations

Under normal operating conditions SW1 and SW2 will dissipate some amount of heat which is a function of the current through the switch and RON. Typical heating curves are shown in Figure 19.

CAT6500 is protected against overheating by an internal temperature sensor. Should the chip's temperature reach 145°C CAT6500 will shut off both power switches until the die temperature drops to below approximately 135°C, at which time the power switches will be returned to their original operating state. If the temperature again exceeds the thermal shutdown limit both switches will be disabled and this cycling will continue until current flowing through the switch is reduced, the load is removed or the switch is turned off under system control.



gure 19. Power Dissipation vs. Switch Current a Resistance





Figure 20. θ_{JA} vs. Copper Heat Spreader Area

PACKAGE DIMENSIONS



ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/dt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or others. SCILLC products are not designed, intended, or authorized for uses a components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expense, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use, even if such claim of personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative