# **TABLE OF CONTENTS**

Specifications—2.7 V to 3.6 V	. Ξ
Specifications—2.3 V to 2.7 V	. 4
Specifications—1.65 V to 1.95 V	. 5
Absolute Maximum Ratings	. 6
ESD Caution	. 6
Pin Configuration and Function Descriptions	. 7

Typical Performance Characteristics8
Terminology11
Test Circuits
Outline Dimensions
Ordering Guide14

## **REVISION HISTORY**

10/04—Initial Version: Revision 0

# SPECIFICATIONS<sup>1</sup>—2.7 V TO 3.6 V

 $V_{\text{DD}}$  = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	+25°C	−40°C to +85°C	–40°C to +125°C	Unit	Test Conditions/Comments	
ANALOG SWITCH						
Analog Signal Range			$0\ V\ to\ V_{DD}$	٧	$V_{DD} = 2.7 \text{ V}$	
On Resistance (RoN)	0.35			Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA};$	
	0.5	0.56	0.61	Ω max	Figure 19	
On Resistance Match between	0.04			Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0.9 \text{ V}, I_S = 100 \text{ mA}$	
Channels (ΔR <sub>ON</sub> )	0.075	0.085	0.095	Ω max		
On Resistance Flatness	0.055			Ωtyp	$V_{DD} = 2.7 \text{ V}, V_S = 0 \text{ V to } V_{DD},$	
(R <sub>FLAT (ON)</sub> )	0.07	0.082	0.09	Ω max	$I_S = 100 \text{ mA}$	
LEAKAGE CURRENTS					$V_{DD} = 3.6 \text{ V}$	
Source Off Leakage Is (OFF)	±0.2			nA typ	$V_S = 0.6 \text{ V}/3.3 \text{ V}, V_D = 3.3 \text{ V}/0.6 \text{ V}; Figure 20$	
Channel On Leakage ID, Is (ON)	±0.2			nA typ	$V_S = V_D = 0.6 \text{ V or } 3.3 \text{ V; Figure } 21$	
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>			2	V min		
Input Low Voltage, V <sub>INL</sub>			0.8	V max		
Input Current						
linl or linh	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$	
			±0.1	μA max		
C <sub>IN</sub> , Digital Input Capacitance	3.2			pF typ		
DYNAMIC CHARACTERISTICS <sup>2</sup>						
t <sub>on</sub>	12			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	16	18	19	ns max	V <sub>s</sub> = 1.5 V/0 V; Figure 22	
t <sub>OFF</sub>	6.5			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$	
	8.5	9	9.5	ns max	V <sub>S</sub> = 1.5 V; Figure 22	
Break-Before-Make Time Delay	5			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$ ; Figure 23	
(t <sub>BBM</sub> )			1	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V};$	
Charge Injection	70			pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; Figure 24$	
Off Isolation	-57			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 25	
Channel-to-Channel Crosstalk	-57			dB typ	S1 –S2;	
					$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 26	
Total Harmonic Distortion $(THD + N)$	0.013			%	$R_L = 32 \Omega$ , $f = 20 Hz$ to $20 kHz$ , $V_S = 3 V p-p$	
Insertion Loss	-0.01			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 27	
–3 dB Bandwidth	25			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 27	
C <sub>S</sub> (OFF)	74			pF typ		
$C_D$ , $C_S$ (ON)	120			pF typ	$V_{DD} = 3.6 \text{ V}$	
POWER REQUIREMENTS					Digital inputs = 0 V or 3.6 V	
I <sub>DD</sub>	0.003			μA typ		
		1	4	μA max		

 $<sup>^1</sup>$  Temperature range for the Y version is  $-40^\circ\text{C}$  to +125°C.  $^2$  Guaranteed by design; not subject to production test.

# SPECIFICATIONS<sup>1</sup>—2.3 V TO 2.7 V

 $V_{\rm DD}$  = 2.5 V  $\pm$  0.2 V, GND = 0 V, unless otherwise noted.

Table 3.

−40°C to −40°C to					
Parameter	+25°C	+85°C	+125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to VDD	V	
On Resistance (RoN)	0.35			Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0 \text{ V to } V_{DD},$
	0.5	0.55	0.6	Ω max	I <sub>s</sub> = 100 mA; Figure 19
On Resistance Match between	0.04			Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0.95 \text{ V},$
Channels (ΔR <sub>ON</sub> )	0.075	0.085	0.095	Ω max	$I_S = 100 \text{ mA}$
On Resistance Flatness (R <sub>FLAT (ON)</sub> )	0.045			Ωtyp	$V_{DD} = 2.3 \text{ V}, V_S = 0 \text{ V to } V_{DD},$
		0.13	0.13	Ω max	$I_S = 100 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 2.7 \text{ V}$
Source Off Leakage I₅ (OFF)	±0.2			nA typ	$V_S = 0.6 \text{ V}/2.4 \text{ V}, V_D = 2.4 \text{ V}/0.6 \text{ V}; Figure 20$
Channel On Leakage ID, Is (ON)	±0.2			nA typ	$V_S = V_D = 0.6 \text{ V or } 2.4 \text{ V; Figure } 21$
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			1.7	V min	
Input Low Voltage, V <sub>INL</sub>			0.7	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			±0.1	μA max	
C <sub>IN</sub> , Digital Input Capacitance	3.2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	14.5			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	18	20	21	ns max	V <sub>s</sub> = 1.5 V/0 V; Figure 22
<b>t</b> off	7.5			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
	9.2	9.5	9.8	ns max	V <sub>S</sub> = 1.5 V; Figure 22
Break-before-Make Time Delay (t <sub>BBM</sub> )	7			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$ ; Figure 23
			1	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V};$
Charge Injection	60			pC typ	$V_S = 1.25 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; Figure 24$
Off Isolation	-57			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 25
Channel-to-Channel Crosstalk	-57			dB typ	S1–S2;
					$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 26
Total Harmonic Distortion (THD $+$ N)	0.021			%	$R_L = 32 \Omega$ , $f = 20 Hz$ to 20 kHz, $V_S = 2 V p-p$
Insertion Loss	-0.01			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 27
–3 dB Bandwidth	25			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 27
C <sub>s</sub> (OFF)	78			pF typ	
C <sub>D</sub> , C <sub>s</sub> (ON)	127			pF typ	$V_{DD} = 2.7 \text{ V}$
POWER REQUIREMENTS					Digital inputs = 0 V or 2.7 V
$I_{DD}$	0.003			μA typ	
		1	4	μA max	

 $<sup>^1</sup>$  Temperature range for the Y version is  $-40^\circ\text{C}$  to  $+125^\circ\text{C}.$   $^2$  Guaranteed by design; not subject to production test.

# SPECIFICATIONS<sup>1</sup>—1.65 V TO 1.95 V

 $V_{\text{DD}}$  = 1.65 V  $\pm$  1.95 V, GND = 0 V, unless otherwise noted.

Table 4.

		−40°C to	−40°C to		
Parameter	+25°C	+85°C	+125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0VtoV_{DD}$	V	
On Resistance (Ron)	0.5			Ωtyp	$V_{DD} = 1.8 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA};$
	0.8	1.2	1.2	Ω max	Figure 19
	1.3	2.5	2.5	Ω max	$V_{DD} = 1.65 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA}$
On Resistance Match between	0.04			Ω typ	$V_{DD} = 1.65 \text{ V}, V_S = TBD, I_S = 100 \text{ mA}$
Channels (ΔR <sub>ON</sub> )	0.075	0.08	0.08	Ω max	$I_S = 100 \text{ mA}$
On Resistance Flatness (RFLAT (ON))	0.3			Ωtyp	$V_{DD} = 1.65 \text{ V}, V_S = 0 \text{ V to } V_{DD}, I_S = 100 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 1.95 \text{ V}$
Source Off Leakage Is (OFF)	±0.2			nA typ	$V_S = 0.6 \text{ V}/1.65 \text{ V}, V_D = 1.65 \text{ V}/0.6 \text{ V};$ Figure 20
Channel On Leakage ID, Is (ON)	±0.2			nA typ	$V_S = V_D = 0.6 \text{ V or } 1.65 \text{ V; Figure } 21$
DIGITAL INPUTS					_
Input High Voltage, V <sub>INH</sub>			0.65 V <sub>DD</sub>	V min	
Input Low Voltage, V <sub>INL</sub>			$0.35 V_{DD}$	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			±0.1	μA max	
C <sub>IN</sub> , Digital Input Capacitance	3.2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
ton	20			ns typ	$R_L = 50 \Omega, C_L = 35 pF$
	28	30	31	ns max	$V_S = 1.5 \Omega/0 V$ ; Figure 22
toff	8			ns typ	$R_L = 50 \Omega, C_L = 35 pF$
	10.1	10.5	10.7	ns max	V <sub>s</sub> = 1.5 V; Figure 22
Break-before-Make Time Delay (t <sub>BBM</sub> )	12			ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$
			1	ns min	$V_{S1} = V_{S2} = 1 \text{ V; Figure 23}$
Charge Injection	50			pC typ	$V_S = 1 \text{ V, } R_S = 0 \text{ V, } C_L = 1 \text{ nF; Figure 24}$
Off Isolation	-57			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 25
Channel-to-Channel Crosstalk	-57			dB typ	S1 –S2;
					$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; Figure 26
Total Harmonic Distortion (THD + N)	0.033			%	$R_L = 32 \Omega$ , $f = 20 \text{ Hz to } 20 \text{ kHz}$ ,
					$V_S = 1 V p-p$
Insertion Loss	-0.01			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 27
–3 dB Bandwidth	25			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; Figure 27
C <sub>s</sub> (OFF)	83			pF typ	$V_{DD} = 1.95 \text{ V}$
$C_D, C_S(ON)$	132			pF typ	Digital inputs = 0 V or 1.95 V
POWER REQUIREMENTS					Digital inputs = 0 V or 1.95 V
I <sub>DD</sub>	0.003			μA typ	
		1	4	μA max	

 $<sup>^{1}</sup>$  Temperature range for the Y version is  $-40^{\circ}$ C to  $+125^{\circ}$ C.

<sup>&</sup>lt;sup>2</sup> Guaranteed by design; not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

#### Table 5

Table 5.	
Parameter	Rating
V <sub>DD</sub> to GND	−0.3 V to +4.6 V
Analog Inputs <sup>1</sup>	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
Digital Inputs	–0.3 V to 4.6 V or 10 mA, whichever occurs first
Peak Current, S or D	
3.3 V Operation	500 mA
2.5 V Operation	460 mA
1.8 V Operation	420 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D	
3.3 V Operation	300 mA
2.5 V Operation	275 mA
1.8 V Operation	250 mA
Operating Temperature Range	
Automotive (Y Version)	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
SC70 Package	332°C/W
$\theta_{JA}$ Thermal Impedance	120°C/W
Lead Temperature,	300°C
Soldering (10 seconds)	
IR Reflow, Peak Temperature	220°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



<sup>&</sup>lt;sup>1</sup> Overvoltages at S or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 6. Pin Function Descriptions** 

Pin No.	Mnemonic	Description
1	IN	Logic control input.
2	$V_{DD}$	Most positive power supply potential.
3	GND	Ground (0 V) reference.
4, 6	S1, S2	Source terminal. Can be an input or output.
5	D	Drain terminal. Can be an input or output.

For more information, refer to the Terminology section.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs.  $V_D(V_S) V_{DD} = 3 V \text{ to } 3.6 V$ 




Figure 4. On Resistance vs.  $V_D$  ( $V_S$ )  $V_{DD}$  = 2.5  $V \pm 0.2 V$ 




Figure 5. On Resistance vs.  $V_D$  ( $V_S$ )  $V_{DD} = 1.8 V \pm 0.15 V$ 




Figure 6. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature,  $V_{DD} = 3.3 \text{ V}$ 




Figure 7. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature,  $V_{DD} = 2.5 \text{ V}$ 




Figure 8. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature,  $V_{DD} = 1.8 \text{ V}$ 




Figure 9. Leakage Current vs. Temperature,  $V_{DD} = 3.3 V$ 




Figure 10. Leakage Current vs. Temperature,  $V_{DD} = 2.5 \text{ V}$ 




Figure 11. Leakage Current vs. Temperature,  $V_{\text{DD}} = 1.8 \text{ V}$ 




Figure 12. Charge Injection vs. Source Voltage




Figure 13. ton/toff Times vs. Temperature




Figure 14. Bandwidth




Figure 15. Off Isolation vs. Frequency




Figure 16. Crosstalk vs. Frequency




Figure 17. Total Harmonic Distortion + Noise




Figure 18. AC PSRR

## **TERMINOLOGY**

#### $I_{DD}$

Positive supply current.

#### $V_D(V_S)$

Analog voltage on Terminals D and S.

#### Ron

Ohmic resistance between D and S.

#### RELATION

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured.

#### $\Delta R_{ON}$

On resistance match between any two channels.

#### Is (OFF)

Source leakage current with the switch off.

#### I<sub>D</sub> (OFF)

Drain leakage current with the switch off.

### $I_D$ , $I_S$ (ON)

Channel leakage current with the switch on.

#### $V_{INI}$

Maximum input voltage for Logic 0.

#### $V_{INH}$

Minimum input voltage for Logic 1.

### $I_{\rm INL}\left(I_{\rm INH}\right)$

Input current of the digital input.

### C<sub>s</sub> (OFF)

Off switch source capacitance. Measured with reference to ground.

### C<sub>D</sub> (OFF)

Off switch drain capacitance. Measured with reference to ground.

### $C_D$ , $C_S$ (ON)

On switch capacitance. Measured with reference to ground.

#### $C_{IN}$

Digital input capacitance.

#### $t_{ON}$

Delay time between the 50% and the 90% points of the digital input and switch on condition.

#### **t**off

Delay time between the 50% and the 90% points of the digital input and switch off condition.

#### $t_{BBM}$

On or off time measured between the 80% points of both switches when switching from one to another.

### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during on-off switching.

### **Off Isolation**

A measure of unwanted signal coupling through an off switch.

#### Crosstalk

A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.

#### -3 dB Bandwidth

The frequency at which the output is attenuated by 3 dB.

#### On Response

The frequency response of the on switch.

#### **Insertion Loss**

The attenuation between the input and output ports of the switch when the switch is in the on condition, and is due to the on resistance of the switch.


#### THD + N


The ratio of the harmonic amplitudes plus noise of a signal to the fundamental

### **PSRR**

Power Supply Rejection Ratio. This is a measure of the coupling of unwanted ac signals on the power supply to the switch output when the supply is not decoupled.

# **TEST CIRCUITS**








Figure 19. On Resistance

Figure 20. Off Leakage

Figure 21. On Leakage




Figure 22. Switching Times,  $t_{\text{ON}}$ ,  $t_{\text{OFF}}$ 




Figure 23. Break-before-Make Time Delay, t<sub>BBM</sub>




Figure 24. Charge Injection




Figure 25. Off Isolation




Figure 27. Bandwidth




Figure 26. Channel-to-Channel Crosstalk





Figure 27. PSRR

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-203AB

Figure 28. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option	Branding <sup>1</sup>
ADG839YKSZ-500RL7 <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package	KS-6	SUA
ADG839YKSZ-REEL <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package	KS-6	SUA
ADG839YKSZ-REEL7 <sup>2</sup>	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package	KS-6	SUA

 $<sup>^{\</sup>mbox{\scriptsize 1}}$  Branding on this package is limited to three characters due to space constraints.

 $<sup>^{2}</sup>$  Z = Pb-free part.

NOTES

NOTES

