

TABLE OF CONTENTS

Features	1	Control Register	23
Functional Block Diagram	1	Range Register	25
General Description	1	Sequencer Operation	26
Product Highlights	1	Reference	27
Revision History	2	V _{DRIVE}	27
Specifications.....	3	Modes of Operation	28
Timing Specifications	7	Normal Mode.....	28
Absolute Maximum Ratings.....	8	Full Shutdown Mode.....	28
ESD Caution.....	8	Autoshutdown Mode	29
Pin Configuration and Function Descriptions.....	9	Autostandby Mode.....	29
Typical Performance Characteristics	10	Power vs. Throughput Rate.....	30
Terminology	14	Serial Interface	31
Theory of Operation	16	Microprocessor Interfacing.....	32
Circuit Information.....	16	AD7321 to ADSP-21xx.....	32
Converter Operation.....	16	AD7321 to ADSP-BF53x.....	32
Analog Input Structure.....	17	Application Hints	33
Typical Connection Diagram	19	Layout and Grounding	33
Analog Input	19	Power Supply Configuration	33
Driver Amplifier Choice.....	21	Outline Dimensions	34
Registers	22	Ordering Guide	34
Addressing Registers	22		

REVISION HISTORY

12/13—Rev. A to Rev. B

Changes to Circuit Information Section and Table 6	16
Changes to Addressing Registers Section.....	22
Changes to Power Supply Configuration Section	33

10/09—Rev. 0 to Rev. A

Changes to Table 2.....	4
Changes to Figure 53.....	33
Changes to Power Supply Configuration Section	33
Changes to Table 16.....	33
Changes to Outline Dimensions.....	34
Changes to Ordering Guide	34

1/06—Revision 0: Initial Version

SPECIFICATIONS

$V_{DD} = 12\text{ V to }16.5\text{ V}$, $V_{SS} = -12\text{ V to }-16.5\text{ V}$, $V_{CC} = 2.7\text{ V to }5.25\text{ V}$, $V_{DRIVE} = 2.7\text{ V to }5.25\text{ V}$, $V_{REF} = 2.5\text{ V to }3.0\text{ V}$ internal/external, $f_{SCLK} = 10\text{ MHz}$, $f_S = 500\text{ kSPS}$, $T_A = T_{MAX}$ to T_{MIN} , unless otherwise noted.

Table 2.

Parameter ¹	B Version			Unit	Test Conditions/Comments
	Min	Typ	Max		
DYNAMIC PERFORMANCE					$F_{IN} = 50\text{ kHz}$ sine wave
Signal-to-Noise Ratio (SNR) ²	76			dB	Differential mode, $V_{CC} = 4.75\text{ V to }5.25\text{ V}$
	75.5			dB	Differential mode, $V_{CC} < 4.75\text{ V}$
	72.5			dB	Single-ended/pseudo differential mode: $\pm 10\text{ V}$, $\pm 2.5\text{ V}$ and $\pm 5\text{ V}$ ranges, $V_{CC} = 4.75\text{ V to }5.25\text{ V}$
	72			dB	Single-ended/pseudo differential mode: $0\text{ V to }10\text{ V}$, $V_{CC} = 4.75\text{ V to }5.25\text{ V}$ and all ranges at $V_{CC} < 4.75\text{ V}$
Signal-to-Noise + Distortion (SINAD) ²	75			dB	Differential mode: $\pm 2.5\text{ V}$ and $\pm 5\text{ V}$ ranges
	74				Differential mode: $0\text{ V to }10\text{ V}$
	72	76		dB	Differential mode: $\pm 10\text{ V}$ range
		72.5		dB	Single-ended/pseudo differential mode: $\pm 2.5\text{ V}$ and $\pm 5\text{ V}$ ranges
Total Harmonic Distortion (THD) ²			-80	dB	Single-ended/pseudo differential mode: $0\text{ V to }+10\text{ V}$ and $\pm 10\text{ V}$ ranges
			-79	dB	Differential mode: $\pm 2.5\text{ V}$ and $\pm 5\text{ V}$ ranges
		-82		dB	Differential mode: $0\text{ V to }10\text{ V}$ ranges
			-77	dB	Differential mode: $\pm 10\text{ V}$ range
			-79	dB	Single-ended/pseudo differential mode: $\pm 5\text{ V}$ range
		-80		dB	Single-ended/pseudo differential mode: $\pm 2.5\text{ V}$ range
Peak Harmonic or Spurious Noise (SFDR) ²			-81	dB	Single-ended/pseudo differential mode: $0\text{ V to }+10\text{ V}$ and $\pm 10\text{ V}$ ranges
			-80	dB	Differential mode: $\pm 2.5\text{ V}$ and $\pm 5\text{ V}$ ranges
		-82		dB	Differential mode: $0\text{ V to }10\text{ V}$ ranges
			-78	dB	Differential mode: $\pm 10\text{ V}$ ranges
			-80	dB	Single-ended/pseudo differential mode: $\pm 5\text{ V}$ range
		-79		dB	Single-ended/pseudo differential mode: $\pm 2.5\text{ V}$ range
Intermodulation Distortion (IMD) ²				dB	Single-ended/pseudo differential mode: $0\text{ V to }+10\text{ V}$ and $\pm 10\text{ V}$ ranges $f_a = 50\text{ kHz}$, $f_b = 30\text{ kHz}$
Second-Order Terms		-88		dB	
Third-Order Terms		-90		dB	
Aperture Delay ³		7		ns	
Aperture Jitter ³		50		ps	
Common-Mode Rejection (CMRR) ²		-79		dB	Up to 100 kHz ripple frequency: see Figure 17
Channel-to-Channel Isolation ²		-72		dB	F_{IN} on unselected channels up to 100 kHz : see Figure 14
Full Power Bandwidth		22		MHz	At 3 dB
		5		MHz	At 0.1 dB

Parameter ¹	B Version			Unit	Test Conditions/Comments
	Min	Typ	Max		
DC ACCURACY ⁴					Differential mode LSB = FSR/8192 Single-ended/pseudo differential mode LSB = FSR/4096, unless otherwise noted
Resolution	13			Bits	
No Missing Codes	12-bit plus sign (13 bits)			Bits	Differential mode
	11-bit plus sign (12 bits)			Bits	Single-ended/pseudo differential mode
Integral Nonlinearity ²			±1.1	LSB	Differential mode; V _{CC} = 3 V to 5.25 V, typ for V _{CC} = 2.7 V
			±1	LSB	Single-ended/pseudo differential mode, V _{CC} = 3 V to 5.25 V, typ for V _{CC} = 2.7 V
		−0.7/+1.2		LSB	Single ended/pseudo differential mode LSB = FSR/8192
Differential Nonlinearity ²			−0.9/+1.2	LSB	Differential mode; guaranteed no missing codes to 13 bits
			±0.9	LSB	Single-ended mode; guaranteed no missing codes to 12 bits
		−0.7/+1		LSB	Single ended/pseudo differential mode, LSB = FSR/8192
					Differential mode LSB = FSR/8192
Offset Error ^{2, 5}			−0.085/+0.122	%FSR	Equates to −7/+10 LSBs
Offset Error Match ^{2, 5}			±0.006	%FSR	Equates to ±0.5 LSBs
Gain Error ^{2, 5}			±0.171	%FSR	Equates to ±14 LSBs
Gain Error Match ^{2, 5}			±0.006	%FSR	Equates to ±0.5 LSBs
Positive Full-Scale Error ^{2, 6}			±0.085	%FSR	Equates to ±7 LSBs
Positive Full-Scale Error Match ^{2, 6}			±0.006	%FSR	Equates to ±0.5 LSBs
Bipolar Zero Error ^{2, 6}			±0.092	%FSR	Equates to ±7.5 LSBs
Bipolar Zero Error Match ^{2, 6}			±0.006	%FSR	Equates to ±0.5 LSBs
Negative Full-Scale Error ^{2, 6}			±0.073	%FSR	Equates to ±6 LSBs
Negative Full-Scale Error Match ^{2, 6}			±0.006	%FSR	Equates to ±0.5 LSBs
					Single-ended/pseudo differential mode LSB = FSR/4096
Offset Error ^{2, 5}			−0.098/+0.22	%FSR	Equates to −4/+9 LSBs
Offset Error Match ^{2, 5}			±0.015	%FSR	Equates to ±0.6 LSBs
Gain Error ^{2, 5}			±0.195	%FSR	Equates to ±8 LSBs
Gain Error Match ^{2, 5}			±0.012	%FSR	Equates to ±0.5 LSBs
Positive Full-Scale Error ^{2, 6}			±0.098	%FSR	Equates to ±4 LSBs
Positive Full-Scale Error Match ^{2, 6}			±0.012	%FSR	Equates to ±0.5 LSBs
Bipolar Zero Error ^{2, 6}			±0.208	%FSR	Equates to ±8.5LSBs
Bipolar Zero Error Match ^{2, 6}			±0.012	%FSR	Equates to ±0.5 LSBs
Negative Full-Scale Error ^{2, 6}			±0.098	%FSR	Equates to ±4 LSBs
Negative Full-Scale Error Match ^{2, 6}			±0.012	%FSR	Equates to ±0.5 LSBs

Parameter ¹	Min	B Version Typ	Max	Unit	Test Conditions/Comments
ANALOG INPUT					
Input Voltage Ranges (Programmed via Range Register)		±10		V	Reference = 2.5 V; see Table 6 V _{DD} = 10 V min, V _{SS} = −10 V min, V _{CC} = 2.7 V to 5.25 V
		±5		V	V _{DD} = 5 V min, V _{SS} = −5 V min, V _{CC} = 2.7 V to 5.25 V
		±2.5		V	V _{DD} = 5 V min, V _{SS} = −5 V min, V _{CC} = 2.7 V to 5.25 V
		0 to 10		V	V _{DD} = 10 V min, V _{SS} = AGND min, V _{CC} = 2.7 V to 5.25 V
Pseudo Differential V _{IN} (−) Input Range					V _{DD} = 16.5 V, V _{SS} = −16.5 V, V _{CC} = 5 V; see Figure 40 and Figure 41
		±3.5		V	Reference = 2.5 V; range = ±10 V
		±6		V	Reference = 2.5 V; range = ±5 V
		±5		V	Reference = 2.5 V; range = ±2.5 V
DC Leakage Current		+3/−5	±80	V	Reference = 2.5 V; range = 0 V to +10 V
				nA	V _{IN} = V _{DD} or V _{SS}
Input Capacitance ³		3		nA	Per input channel, V _{IN} = V _{DD} or V _{SS}
		13.5		pF	When in track, ±10 V range
		16.5		pF	When in track, ±5 V and 0 V to +10 V ranges
		21.5		pF	When in track, ±2.5 V range
		3		pF	When in hold, all ranges
REFERENCE INPUT/OUTPUT					
Input Voltage Range	2.5		3	V	
Input DC Leakage Current			±1	μA	
Input Capacitance		10		pF	
Reference Output Voltage		2.5		V	
Reference Output Voltage Error at 25°C			±5	mV	
Reference Output Voltage T _{MIN} to T _{MAX}			±10	mV	
Reference Temperature Coefficient			25	ppm/°C	
Reference Output Impedance		3		ppm/°C	
		7		Ω	
LOGIC INPUTS					
Input High Voltage, V _{INH}	2.4			V	
Input Low Voltage, V _{INL}			0.8	V	V _{CC} = 4.75 V to 5.25 V
			0.4	V	V _{CC} = 2.7 to 3.6 V
Input Current, I _{IN}			±1	μA	V _{IN} = 0 V or V _{DRIVE}
Input Capacitance, C _{IN} ³		10		pF	
LOGIC OUTPUTS					
Output High Voltage, V _{OH}	V _{DRIVE} − 0.2 V			V	I _{SOURCE} = 200 μA
Output Low Voltage, V _{OL}			0.4	V	I _{SINK} = 200 μA
Floating-State Leakage Current			±1	μA	
Floating-State Output Capacitance ³		5		pF	
Output Coding		Straight natural binary			Coding bit set to 1 in control register
		Twos complement			Coding bit set to 0 in control register

Parameter ¹	B Version			Unit	Test Conditions/Comments
	Min	Typ	Max		
CONVERSION RATE					
Conversion Time			1.6	μs	16 SCLK cycles with SCLK = 10 MHz
Track-and-Hold Acquisition Time ^{2,3}			305	ns	Full-scale step input; see the Terminology section
Throughput Rate			500	kSPS	See the Serial Interface section
POWER REQUIREMENTS					Digital inputs = 0 V or V _{DRIVE}
V _{DD}	12		16.5	V	See Table 6
V _{SS}	−12		−16.5	V	See Table 6
V _{CC}	2.7		5.25	V	See Table 6
V _{DRIVE}	2.7		5.25	V	
Normal Mode (Static)		0.9		mA	V _{DD} /V _{SS} = ±16.5 V, V _{CC} /V _{DRIVE} = 5.25 V
Normal Mode (Operational)					f _{SAMPLE} = 500 kSPS
I _{DD}			180	μA	V _{DD} = 16.5 V
I _{SS}			205	μA	V _{SS} = −16.5 V
I _{CC} and I _{DRIVE}			2.2	mA	V _{CC} /V _{DRIVE} = 5.25 V
Autostandby Mode (Dynamic)					f _{SAMPLE} = 250 kSPS
I _{DD}			100	μA	V _{DD} = 16.5 V
I _{SS}			110	μA	V _{SS} = −16.5 V
I _{CC} and I _{DRIVE}			0.75	mA	V _{CC} /V _{DRIVE} = 5.25 V
Autoshutdown Mode (Static)					SCLK on or off
I _{DD}			1	μA	V _{DD} = 16.5 V
I _{SS}			1	μA	V _{SS} = −16.5 V
I _{CC} and I _{DRIVE}			1	μA	V _{CC} /V _{DRIVE} = 5.25 V
Full Shutdown Mode					SCLK on or off
I _{DD}			1	μA	V _{DD} = 16.5 V
I _{SS}			1	μA	V _{SS} = −16.5 V
I _{CC} and I _{DRIVE}			1	μA	V _{CC} /V _{DRIVE} = 5.25 V
POWER DISSIPATION					
Normal Mode (Operational)			18	mW	V _{DD} = 16.5 V, V _{SS} = −16.5 V, V _{CC} = 5.25 V
Full Shutdown Mode			38.25	μW	V _{DD} = 16.5 V, V _{SS} = −16.5 V, V _{CC} = 5.25 V

¹ Temperature range is −40°C to +85°C.

² See the Terminology section.

³ Sample tested during initial release to ensure compliance.

⁴ For dc accuracy specifications, the LSB size for differential mode is FSR/8192. For single-ended mode/pseudo differential mode, the LSB size is FSR/4096, unless otherwise noted. FSR is the theoretical difference between the max and min input values.

⁵ Unipolar 0 V to 10 V range with straight binary output coding.

⁶ Bipolar range with twos complement output coding.

TIMING SPECIFICATIONS

V_{DD} = 12 V to 16.5 V, V_{SS} = -12 V to -16.5 V, V_{CC} = 2.7 V to 5.25 V, V_{DRIVE} = 2.7 V to 5.25 V, V_{REF} = 2.5 V to 3.0 V internal/external, T_A = T_{MAX} to T_{MIN}. Timing specifications apply with a 32 pF load, unless otherwise noted.¹

Table 3.

Parameter	Limit at T _{MIN} , T _{MAX}		Unit	Description V _{DRIVE} ≤ V _{CC}
	V _{CC} < 4.75 V	V _{CC} = 4.75 V to 5.25 V		
f _{SCLK}	50	50	kHz min	t _{SCLK} = 1/f _{SCLK}
	10	10	MHz max	
t _{CONVERT}	16 × t _{SCLK}	16 × t _{SCLK}	ns max	
t _{QUIET}	75	60	ns min	Minimum time between end of serial read and next falling edge of $\overline{CS}$
t ₁	12	5	ns min	Minimum $\overline{CS}$ pulse width
t ₂ ²	25	20	ns min	$\overline{CS}$ to SCLK set-up time; bipolar input ranges (±10 V, ±5 V, ±2.5 V)
	45	35	ns min	Unipolar input range (0 V to 10 V)
t ₃	26	14	ns max	Delay from $\overline{CS}$ until DOUT three-state disabled
t ₄	57	43	ns max	Data access time after SCLK falling edge
t ₅	0.4 × t _{SCLK}	0.4 × t _{SCLK}	ns min	SCLK low pulse width
t ₆	0.4 × t _{SCLK}	0.4 × t _{SCLK}	ns min	SCLK high pulse width
t ₇	13	8	ns min	SCLK to data valid hold time
t ₈	40	22	ns max	SCLK falling edge to DOUT high impedance
	10	9	ns min	SCLK falling edge to DOUT high impedance
t ₉	4	4	ns min	DIN set-up time prior to SCLK falling edge
t ₁₀	2	2	ns min	DIN hold time after SCLK falling edge
t _{POWER-UP}	750	750	ns max	Power-up from autostandby
	500	500	µs max	Power-up from full shutdown/autoshtutdown mode, internal reference
	25	25	µs typ	Power-up from full shutdown/autoshtutdown mode, external reference

¹ Sample tested during initial release to ensure compliance. All input signals are specified with $t_r = t_f = 5$ ns (10% to 90% of V_{DRIVE}) and timed from a voltage level of 1.6 V.

² When using the 0 V to 10 V unipolar range, running at 500 kSPS throughput rate with t_2 at 20 ns, the mark space ratio needs to be limited to 50:50.




Figure 2. Serial Interface Timing Diagram

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 4.

Parameter	Rating
V_{DD} to AGND, DGND	$-0.3\text{ V to }+16.5\text{ V}$
V_{SS} to AGND, DGND	$+0.3\text{ V to }-16.5\text{ V}$
V_{DD} to V_{CC}	$V_{CC} - 0.3\text{ V to }16.5\text{ V}$
V_{CC} to AGND, DGND	$-0.3\text{ V to }+7\text{ V}$
V_{DRIVE} to AGND, DGND	$-0.3\text{ V to }+7\text{ V}$
AGND to DGND	$-0.3\text{ V to }+0.3\text{ V}$
Analog Input Voltage to AGND ¹	$V_{SS} - 0.3\text{ V to }V_{DD} + 0.3\text{ V}$
Digital Input Voltage to DGND	$-0.3\text{ V to }+7\text{ V}$
Digital Output Voltage to GND	$-0.3\text{ V to }V_{DRIVE} + 0.3\text{ V}$
REFIN to AGND	$-0.3\text{ V to }V_{CC} + 0.3\text{ V}$
Input Current to Any Pin Except Supplies ²	$\pm 10\text{ mA}$
Operating Temperature Range	$-40^\circ\text{C to }+85^\circ\text{C}$
Storage Temperature Range	$-65^\circ\text{C to }+150^\circ\text{C}$
Junction Temperature	150°C
TSSOP Package	
θ_{JA} Thermal Impedance	113.5°C/W
θ_{JC} Thermal Impedance	30°C/W
Pb-Free Temperature, Soldering	
Reflow	$260(0)^\circ\text{C}$
ESD	2.5 kV

¹ If the analog inputs are driven from alternative V_{DD} and V_{SS} supply circuitry, Schottky diodes should be placed in series with the V_{DD} and V_{SS} supplies of the AD7321. See the Application Hints section.

² Transient currents of up to 100 mA do not cause SCR latch-up.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$\overline{CS}$	Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7321 and frames the serial data transfer.
2	DIN	Data In. Data to be written to the on-chip registers is provided on this input and is clocked into the register on the falling edge of SCLK (see the Registers section).
3, 13	DGND	Digital Ground. Ground reference point for all digital circuitry on the AD7321 . The DGND and AGND voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
4	AGND	Analog Ground. Ground reference point for all analog circuitry on the AD7321 . All analog input signals and any external reference signal should be referred to this AGND voltage. The AGND and DGND voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
5	REFIN/OUT	Reference Input/Reference Output. The on-chip reference is available on this pin for external use to the AD7321 . The nominal internal reference voltage is 2.5 V, which appears at this pin. A 680 nF capacitor should be placed on the reference pin (see the Reference section). Alternatively, the internal reference is disabled, and an external reference is applied to this input. On power-up, the external reference mode is the default condition.
6	V_{SS}	Negative Power Supply Voltage. This is the negative supply voltage for the analog input section.
7, 8	V_{IN0} to V_{IN1}	Analog Input 0 to Analog Input 1. The analog inputs are multiplexed into the on-chip track-and-hold. The analog input channel for conversion is selected by programming the Channel Address Bit ADD0 in the control register. The inputs are configured as two single-ended inputs, one true differential input pair, or one pseudo differential input. The configuration of the analog inputs is selected by programming the mode bits, Bit Mode 1 and Bit Mode 0, in the control register. The input range on each input channel is controlled by programming the range register. Input ranges of ± 10 V, ± 5 V, ± 2.5 V, and 0 V to +10 V are selected on each analog input channel when a +2.5 V reference voltage is used (see the Registers section).
9	V_{DD}	Positive Power Supply Voltage. This is the positive supply voltage for the analog input section.
10	V_{CC}	Analog Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for the ADC core on the AD7321 . This supply should be decoupled to AGND.
11	V_{DRIVE}	Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface operates. This pin should be decoupled to DGND. The voltage at this pin may be different to that at V_{CC} , but it should not exceed V_{CC} by more than 0.3 V.
12	DOUT	Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input, and 16 SCLKs are required to access the data. The data stream consists of two ZERO bits, a channel identification bit, the sign bit, and 12 bits of conversion data. The data is provided MSB first (see the Serial Interface section).
14	SCLK	Serial Clock, Logic Input. A serial clock input provides the SCLK used for accessing the data from the AD7321 . This clock is also used as the clock source for the conversion process.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. FFT True Differential Mode




Figure 7. Typical INL True Differential Mode




Figure 5. FFT Single-Ended Mode




Figure 8. Typical DNL Single-Ended Mode




Figure 6. Typical DNL True Differential Mode




Figure 9. Typical INL Single-Ended Mode




Figure 10. THD vs. Analog Input Frequency for Single-Ended (SE) and True Differential Mode (Diff) at 3 V_{CC}




Figure 13. SINAD vs. Analog Input Frequency for Single-Ended (SE) and True Differential Mode (Diff) at 5 V_{CC}




Figure 11. THD vs. Analog Input Frequency for Single-Ended (SE) and True Differential Mode (Diff) at 5 V_{CC}




Figure 14. Channel-to-Channel Isolation




Figure 12. SINAD vs. Analog Input Frequency for Single-Ended (SE) and True Differential Mode (Diff) at 3 V_{CC}




Figure 15. Histogram of Codes, True Differential Mode




Figure 16. Histogram of Codes, Single-Ended Mode




Figure 19. INL Error vs. Supply Voltage at 500 kSPS




Figure 17. CMRR vs. Common-Mode Ripple Frequency




Figure 20. PSRR vs. Supply Ripple Frequency Without Supply Decoupling




Figure 18. DNL Error vs. Supply Voltage at 500 kSPS




Figure 21. THD vs. Analog Input Frequency for Various Source Impedances, True Differential Mode




Figure 22. THD vs. Analog Input Frequency for Various Source Impedances, Single-Ended Mode

TERMINOLOGY

Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Integral Nonlinearity

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale (a point 1 LSB below the first code transition) and full scale (a point 1 LSB above the last code transition).

Offset Code Error

This applies to straight binary output coding. It is the deviation of the first code transition (00 ... 000) to (00 ... 001) from the ideal, that is, AGND + 1 LSB.

Offset Error Match

This is the difference in offset error between any two input channels.

Gain Error

This applies to straight binary output coding. It is the deviation of the last code transition (111 ... 110) to (111 ... 111) from the ideal (that is, $4 \times V_{REF} - 1 \text{ LSB}$, $2 \times V_{REF} - 1 \text{ LSB}$, $V_{REF} - 1 \text{ LSB}$) after adjusting for the offset error.

Gain Error Match

This is the difference in gain error between any two input channels.

Bipolar Zero Code Error

This applies when using twos complement output coding and a bipolar analog input. It is the deviation of the midscale transition (all 1s to all 0s) from the ideal input voltage, that is, AGND – 1 LSB.

Bipolar Zero Code Error Match

This refers to the difference in bipolar zero code error between any two input channels.

Positive Full-Scale Error

This applies when using twos complement output coding and any of the bipolar analog input ranges. It is the deviation of the last code transition (011 ... 110) to (011 ... 111) from the ideal ($4 \times V_{REF} - 1 \text{ LSB}$, $2 \times V_{REF} - 1 \text{ LSB}$, $V_{REF} - 1 \text{ LSB}$) after adjusting for the bipolar zero code error.

Positive Full-Scale Error Match

This is the difference in positive full-scale error between any two input channels.

Negative Full-Scale Error

This applies when using twos complement output coding and any of the bipolar analog input ranges. This is the deviation of the first code transition (10 ... 000) to (10 ... 001) from the ideal (that is, $-4 \times V_{REF} + 1 \text{ LSB}$, $-2 \times V_{REF} + 1 \text{ LSB}$, $-V_{REF} + 1 \text{ LSB}$) after adjusting for the bipolar zero code error.

Negative Full-Scale Error Match

This is the difference in negative full-scale error between any two input channels.

Track-and-Hold Acquisition Time

The track-and-hold amplifier returns into track mode after the 14th SCLK rising edge. Track-and-hold acquisition time is the time required for the output of the track-and-hold amplifier to reach its final value, within $\pm \frac{1}{2}$ LSB, after the end of a conversion. For the $\pm 2.5 \text{ V}$ range, the specified acquisition time is the time required for the track-and-hold amplifier to settle to within $\pm 1 \text{ LSB}$.

Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all non-fundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process. The more levels, the smaller the quantization noise. Theoretically, the signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by

$$\text{Signal to (Noise + Distortion)} = (6.02 N + 1.76) \text{ dB}$$

For a 13-bit converter, this is 80.02 dB.

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7321 it is defined as

$$\text{THD(dB)} = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental, and V_2 , V_3 , V_4 , V_5 , and V_6 are the rms amplitudes of the second through the sixth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_s/2$, excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, the largest harmonic could be a noise peak.

Channel-to-Channel Isolation

Channel-to-channel isolation is a measure of the level of crosstalk between any two channels. It is measured by applying a full-scale, 100 kHz sine wave signal to all unselected input channels and determining the degree to which the signal attenuates in the selected channel with a 50 kHz signal. Figure 14 shows the worst-case across all eight channels for the [AD7321](#). The analog input range is programmed to be the same on all channels.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, f_a and f_b , any active device with nonlinearities creates distortion products at sum and difference frequencies of $mf_a \pm nf_b$, where $m, n = 0, 1, 2, 3, \dots$. Intermodulation distortion terms are those for which neither m nor n are equal to 0. For example, the second-order terms include $(f_a + f_b)$ and $(f_a - f_b)$, whereas the third-order terms include $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$, and $(f_a - 2f_b)$.

The [AD7321](#) is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second-order terms are usually distanced in frequency from the original sine waves, whereas the third-order

terms are usually at a frequency close to the input frequencies. As a result, the second- and third-order terms are specified separately. The calculation of the intermodulation distortion is per the THD specification, where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in decibels.

PSR (Power Supply Rejection)

Variations in power supply affect the full-scale transition but not the linearity of the converter. Power supply rejection is the maximum change in the full-scale transition point due to a change in power supply voltage from the nominal value (see the Typical Performance Characteristics section).

CMRR (Common-Mode Rejection Ratio)

CMRR is defined as the ratio of the power in the ADC output at full-scale frequency, f , to the power of a 100 mV sine wave applied to the common-mode voltage of the V_{IN+} and V_{IN-} frequency, f_s , as

$$CMRR \text{ (dB)} = 10 \log (P_f/P_{f_s})$$

where P_f is the power at frequency f in the ADC output, and P_{f_s} is the power at frequency f_s in the ADC output (see Figure 17).

THEORY OF OPERATION

CIRCUIT INFORMATION

The AD7321 is a fast, 2-channel, 12-bit plus sign, bipolar input, serial ADC. The AD7321 can accept bipolar input ranges that include ± 10 V, ± 5 V, and ± 2.5 V; it can also accept a 0 V to +10 V unipolar input range. A different analog input range is programmed on each analog input channel via the on-chip registers. The AD7321 has a high speed serial interface that can operate at throughput rates up to 500 kSPS.

The AD7321 requires V_{DD} and V_{SS} dual supplies for the high voltage analog input structures. These supplies must be equal to or greater than the largest analog input range selected. See Table 6 for the requirements of these supplies for each analog input range. The AD7321 requires a low voltage 2.7 V to 5.25 V V_{CC} supply to power the ADC core.

Table 6. Reference and Supply Requirements for Each Analog Input Range

Selected Analog Input Range (V)	Reference Voltage (V)	Full-Scale Input Range (V)	AV_{CC} (V)	Minimum V_{DD}/V_{SS} (V) ¹
± 10	2.5	± 10	3/5	± 10
	3.0	± 12	3/5	± 12
± 5	2.5	± 5	3/5	± 5
	3.0	± 6	3/5	± 6
± 2.5	2.5	± 2.5	3/5	± 5
	3.0	± 3	3/5	± 5
0 to +10	2.5	0 to +10	3/5	+10/AGND
	3.0	0 to +12	3/5	+12/AGND

¹ Guaranteed performance for $V_{DD} = 12$ V to 16.5 V and $V_{SS} = -12$ V to -16.5 V.

The performance specifications are guaranteed for $V_{DD} = 12$ V to 16.5 V and $V_{SS} = -12$ V to -16.5 V. With V_{DD} and V_{SS} supplies outside this range, the AD7321 is fully functional but performance is not guaranteed. When the AD7321 is configured with the minimum V_{DD} and V_{SS} supplies, decrease the throughput rate to meet the performance specifications (see the Typical Performance Characteristics section). Figure 31 shows the change in THD as the V_{DD} and V_{SS} supplies are reduced. For ac performance at the maximum throughput rate, the THD degrades slightly as V_{DD} and V_{SS} are reduced. It might therefore be necessary to reduce the throughput rate when using minimum V_{DD} and V_{SS} supplies so that there is less degradation of THD and the specified performance is maintained. The degradation is due to an increase in the on resistance of the input multiplexer when the V_{DD} and V_{SS} supplies are reduced. Figure 18 and Figure 19 show the change in INL and DNL as the V_{DD} and V_{SS} voltages are varied. For dc performance when operating at the maximum throughput rate, as the V_{DD} and V_{SS} supply voltages are reduced, the typical INL and DNL error remains constant.

The analog inputs are configured as two single-ended inputs, one true differential input pair or one pseudo differential input. A selection is made by programming the mode bits, Mode 0 and Mode 1, in the control register.

The serial clock input accesses data from the part and provides the clock source for the successive approximation ADC. The AD7321 has an on-chip 2.5 V reference. However, the AD7321 can also work with an external reference. On power-up, the external reference operation is the default option. If the internal reference is the preferred option, the user must write to the reference bit in the control register to select the internal reference operation.

The AD7321 also features power-down options to allow power savings between conversions. The power-down modes are selected by programming the on-chip control register, as described in the Modes of Operation section.

CONVERTER OPERATION

The AD7321 is a successive approximation analog-to-digital converter built around two capacitive DACs. Figure 23 and Figure 24 show simplified schematics of the ADC in single-ended mode during the acquisition and conversion phases, respectively. Figure 25 and Figure 26 show simplified schematics of the ADC in differential mode during acquisition and conversion phases, respectively. The ADC is composed of control logic, a SAR, and capacitive DACs. In Figure 23 (the acquisition phase), SW2 is closed and SW1 is in Position A, the comparator is held in a balanced condition, and the sampling capacitor array acquires the signal on the input.




Figure 23. ADC Acquisition Phase (Single-Ended)

When the ADC starts a conversion (Figure 24), SW2 opens and SW1 moves to Position B, causing the comparator to become unbalanced. The control logic and the charge redistribution DAC are used to add and subtract fixed amounts of charge from the capacitive DAC to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code.




Figure 24. ADC Conversion Phase (Single-Ended)

Figure 25 shows the differential configuration during the acquisition phase. For the conversion phase, SW3 opens and SW1 and SW2 move to Position B (see Figure 26). The output impedances of the source driving the V_{IN+} and V_{IN-} pins must match; otherwise, the two inputs have different settling times, resulting in errors.




Figure 25. ADC Differential Configuration During Acquisition Phase




Figure 26. ADC Differential Configuration During Conversion Phase

Output Coding

The AD7321 default output coding is set to twos complement. The output coding is controlled by the coding bit in the control register. To change the output coding to straight binary coding, the coding bit in the control register must be set. When operating in sequence mode, the output coding for each channel in the sequence is the value written to the coding bit during the last write to the control register.

Transfer Functions

The designed code transitions occur at successive integer LSB values (that is, 1 LSB, 2 LSB, and so on). The LSB size is dependent on the analog input range selected.

Table 7. LSB Sizes for Each Analog Input Range

Input Range	Full-Scale Range/8192 Codes	LSB Size
± 10 V	20 V	2.441 mV
± 5 V	10 V	1.22 mV
± 2.5 V	5 V	0.61 mV
0 V to +10 V	10 V	1.22 mV

The ideal transfer characteristic for the AD7321 when twos complement coding is selected is shown in Figure 27. The ideal transfer characteristic for the AD7321 when straight binary coding is selected is shown in Figure 28.




Figure 27. Twos Complement Transfer Characteristic




Figure 28. Straight Binary Transfer Characteristic

ANALOG INPUT STRUCTURE

The analog inputs of the AD7321 are configured as single-ended, true differential, or pseudo differential via the control register mode bits (see Table 9). The AD7321 can accept true bipolar input signals. On power-up, the analog inputs operate as two single-ended analog input channels. If true differential or pseudo differential is required, a write to the control register is necessary after power-up to change this configuration.

Figure 29 shows the equivalent analog input circuit of the AD7321 in single-ended mode. Figure 30 shows the equivalent analog input structure in differential mode. The two diodes provide ESD protection for the analog inputs.




Figure 29. Equivalent Analog Input Circuit (Single-Ended)




Figure 30. Equivalent Analog Input Circuit (Differential)

Care should be taken to ensure that the analog input does not exceed the V_{DD} and V_{SS} supply rails by more than 300 mV. Exceeding this value causes the diodes to become forward biased and to start conducting into either the V_{DD} supply rail or V_{SS} supply rail. These diodes can conduct up to 10 mA without causing irreversible damage to the part.

In Figure 29 and Figure 30, Capacitor C1 is typically 4 pF and can primarily be attributed to pin capacitance. Resistor R1 is a lumped component made up of the on resistance of the input multiplexer and the track-and-hold switch. Capacitor C2 is the sampling capacitor; its capacitance varies depending on the analog input range selected (see the Specifications section).

Track-and-Hold Section

The track-and-hold on the analog input of the AD7321 allows the ADC to accurately convert an input sine wave of full-scale amplitude to 13-bit accuracy. The input bandwidth of the track-and-hold is greater than the Nyquist rate of the ADC. The AD7321 can handle frequencies up to 22 MHz.

The track-and-hold enters its tracking mode on the 14th SCLK rising edge after the $\overline{CS}$ falling edge. The time required to acquire an input signal depends on how quickly the sampling capacitor is charged. With 0 source impedance, 305 ns is sufficient to acquire the signal to the 13-bit level. The acquisition time required is calculated using the following formula:

$$t_{ACQ} = 10 \times ((R_{SOURCE} + R) C)$$


where C is the sampling capacitance and R is the resistance seen by the track-and-hold amplifier looking back on the input. For the AD7321, the value of R includes the on resistance of the input multiplexer and is typically 300 Ω . R_{SOURCE} should include any extra source impedance on the analog input.

The AD7321 enters track mode on the 14th SCLK rising edge. When running the AD7321 at a throughput rate of 500 kSPS with a 10 MHz SCLK signal, the ADC has approximately

$$1.5 \text{ SCLK} + t_8 + t_{QUIET}$$

to acquire the analog input signal. The ADC goes back into hold mode on the $\overline{CS}$ falling edge.

As the V_{DD}/V_{SS} supply voltage is reduced, the on resistance of the input multiplexer increases. Therefore, based on the equation for t_{ACQ} , it is necessary to increase the amount of acquisition time provided to the AD7321, and hence decrease the overall throughput rate. Figure 31 shows that as the V_{DD} and V_{SS} supplies are reduced, the specified THD performance degrades slightly. If the throughput rate is reduced when operating with the minimum V_{DD} and V_{SS} supplies, the specified THD performance is maintained.

Figure 31. THD vs. $\pm V_{DD}/V_{SS}$ Supply Voltage at 500 kSPS

Unlike other bipolar ADCs, the AD7321 does not have a resistive analog input structure. On the AD7321, the bipolar analog signal is sampled directly onto the sampling capacitor. This gives the AD7321 high analog input impedance. An approximation for the analog input impedance is calculated from the following formula:

$$Z = 1/(f_s \times C_s)$$

where f_s is the sampling frequency, and C_s is the sampling capacitor value.

C_s depends on the analog input range chosen (see the Specifications section). When operating at 500 kSPS, the analog input impedance is typically 145 k Ω for the ± 10 V range. As the sampling frequency is reduced, the analog input impedance further increases. As the analog input impedance increases, the current required to drive the analog input therefore decreases.

TYPICAL CONNECTION DIAGRAM

Figure 32 shows a typical connection diagram for the AD7321. In this configuration, the AGND pin is connected to the analog ground plane of the system, and the DGND pin is connected to the digital ground plane of the system. The analog inputs on the AD7321 are configured to operate in single-ended, true differential, or pseudo differential mode. The AD7321 can operate with either an internal or external reference. In Figure 32, the AD7321 is configured to operate with the internal 2.5 V reference. A 680 nF decoupling capacitor is required when operating with the internal reference.

The V_{CC} pin can be connected to either a 3 V supply voltage or a 5 V supply voltage. The V_{DD} and V_{SS} are the dual supplies for the high voltage analog input structures. The voltage on these pins must be equal to or greater than the highest analog input range selected on the analog input channels (see Table 6). The V_{DRIVE} pin is connected to the supply voltage of the microprocessor. The voltage applied to the V_{DRIVE} input controls the voltage of the serial interface. V_{DRIVE} is set to 3 V or 5 V.




Figure 32. Typical Connection Diagram

ANALOG INPUT

Single-Ended Inputs

The AD7321 has a total of two analog inputs when operating the AD7321 in single-ended mode. Each analog input is independently programmed to one of the four analog input ranges. In applications where the signal source is high impedance, it is recommended to buffer the signal before applying it to the ADC analog inputs. Figure 33 shows the configuration of the AD7321 in single-ended mode.




Figure 33. Single-Ended Mode Typical Connection Diagram

True Differential Mode

The AD7321 can have one true differential analog input pair. Differential signals have some benefits over single-ended signals, including better noise immunity based on the common-mode rejection of the device and improvements in distortion performance. Figure 34 defines the configuration of the true differential analog inputs of the AD7321.




Figure 34. True Differential Inputs

The amplitude of the differential signal is the difference between the signals applied to the VIN+ and VIN- pins in each differential pair (VIN+ - VIN-). VIN+ and VIN- should be simultaneously driven by two signals each of amplitude $\pm 4 \times V_{REF}$ (depending on the input range selected) that are 180° out of phase. Assuming the $\pm 4 \times V_{REF}$ mode, the amplitude of the differential signal is -20 V to +20 V p-p ($2 \times 4 \times V_{REF}$), regardless of the common mode.





The common mode is the average of the two signals

$$(V_{IN+} + V_{IN-})/2$$

and is, therefore, the voltage on which the two input signals are centered.

This voltage is set up externally, and its range varies with reference voltage. As the reference voltage increases, the common-mode range decreases. When driving the differential inputs with an amplifier, the actual common-mode range is determined by the output swing of the amplifier. If the differential inputs are not driven from an amplifier, the common-mode range is determined by the supply voltage on the V_{DD} supply pin and the V_{SS} supply pin.

When a conversion takes place, the common mode is rejected, resulting in a noise-free signal of amplitude $-2 \times (4 \times V_{REF})$ to $+2 \times (4 \times V_{REF})$ corresponding to digital codes -4096 to +4095.

Figure 35. Common-Mode Range for $V_{CC} = 3\text{ V}$ and $REFIN/OUT = 3\text{ V}$ Figure 36. Common-Mode Range for $V_{CC} = 5\text{ V}$ and $REFIN/OUT = 3\text{ V}$ Figure 37. Common-Mode Range for $V_{CC} = 3\text{ V}$ and $REFIN/OUT = 2.5\text{ V}$ Figure 38. Common-Mode Range for $V_{CC} = 5\text{ V}$ and $REFIN/OUT = 2.5\text{ V}$

Pseudo Differential Inputs

The AD7321 can have one pseudo differential pair. The V_{IN+} inputs are coupled to the signal source and must have an amplitude within the selected range for that channel as programmed in the range register. A dc input is applied to the V_{IN-} pin. The voltage applied to this input provides an offset for the V_{IN+} input from ground or a pseudo ground. Pseudo differential inputs separate the analog input signal ground from the ADC ground, allowing cancellation of dc common-mode voltages.

When a conversion takes place, the pseudo ground corresponds to Code -4096, and the maximum amplitude corresponds to Code +4095.






Figure 39. Pseudo Differential Inputs

Figure 40 and Figure 41 show the typical voltage range on the V_{IN-} pin for the different analog input ranges when configured in the pseudo differential mode.

For example, when the AD7321 is configured to operate in pseudo differential mode and the $\pm 5\text{ V}$ range is selected with $\pm 16.5\text{ V } V_{DD}/V_{SS}$ supplies and $5\text{ V } V_{CC}$, the voltage on the V_{IN-} pin can vary from -6.5 V to $+6.5\text{ V}$.

Figure 40. Pseudo Input Range with $V_{CC} = 5\text{ V}$ Figure 41. Pseudo Input Range with $V_{CC} = 3\text{ V}$

DRIVER AMPLIFIER CHOICE

In applications where the harmonic distortion and signal-to-noise ratio are critical specifications, the analog input of the AD7321 should be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC and can necessitate the use of an input buffer amplifier.

When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance depends on the amount of THD that can be tolerated in the application. The THD increases as the source impedance increases and performance degrades. Figure 21 and Figure 22 show graphs of the THD vs. the analog input frequency for various source impedances. Depending on the input range and analog input configuration selected, the AD7321 can handle source impedances of up to 5.5 k Ω before the THD starts to degrade.

Due to the programmable nature of the analog inputs on the AD7321, the choice of op amp used to drive the inputs is a function of the particular application and depends on the input configuration and the analog input voltage ranges selected.

The driver amplifier must be able to settle for a full-scale step to a 13-bit level, 0.0122%, in less than the specified acquisition time of the AD7321. An op amp such as the AD8021 meets this requirement when operating in single-ended mode. The AD8021 needs an external compensating NPO type of capacitor. The AD8022 can also be used in high frequency applications where a dual version is required. For lower frequency applications, op amps such as the AD797, AD845, and AD8610 can be used with the AD7321 in single-ended mode configuration.

Differential operation requires that V_{IN+} and V_{IN-} be simultaneously driven with two signals of equal amplitude that are 180° out of phase. The common mode must be set up externally to the AD7321. The common-mode range is determined by the REFIN/OUT voltage, the V_{CC} supply voltage, and the particular amplifier used to drive the analog inputs. Differential mode with either an ac input or a dc input provides the best THD performance over a wide frequency range. Because not all applications have a signal preconditioned for differential operation, there is often a need to perform the single-ended-to-differential conversion.

This single-ended-to-differential conversion is performed using an op amp pair. Typical connection diagrams for an op amp pair are shown in Figure 42 and Figure 43. In Figure 42, the common-mode signal is applied to the noninverting input of the second amplifier.




Figure 42. Single-Ended-to-Differential Configuration with the AD845




Figure 43. Single-Ended-to-Differential Configuration with the AD8021

REGISTERS

The AD7321 has two programmable registers: the control register and the range register. These registers are write only registers.

ADDRESSING REGISTERS

A serial transfer on the AD7321 consists of 16 SCLK cycles. The three MSBs on the DIN line during the 16 SCLK transfer are decoded to determine which register is addressed. The three MSBs consist of the write bit, a ZERO bit, and the register select bit. The register select bit is used to determine which of the two on-board registers is selected. The write bit determines if the data on the DIN line following the register select bit loads into the addressed register. If the write bit is 1, the bits load into the register addressed by the register select bit. If the write bit is 0, the data on the DIN line does not load into any register.

Combinations of the write bit, the ZERO bit, and the register select bit other than those specified in Table 8 access registers for Analog Devices internal use only. Do not access these registers, as doing so may lead to unspecified operation of the device.

Table 8. Decoding Register Select Bits and Write Bit

Write	ZERO	Register Select	Description
0	0	0	Data on the DIN line during this serial transfer is ignored.
1	0	0	This combination selects the control register. The subsequent 12 bits are loaded into the control register.
1	0	1	This combination selects the range register. The subsequent 6 bits are loaded into the range register.

CONTROL REGISTER

The control register is used to select the analog input channel, analog input configuration, reference, coding, and power mode. The control register is a write only, 12-bit register. Data loaded on the DIN line corresponds to the [AD7321](#) configuration for the next conversion. Data should be loaded into the control register after the range register has been initialized. The bit functions of the control register are shown in Table 9 (the power-up status of all bits is 0).

MSB												LSB			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	ZERO	Register Select	ZERO	ZERO	ADD0	Mode 1	Mode 0	PM1	PM0	Coding	Ref	Seq1	Seq2	ZERO	0

Table 9. Control Register Details

Bit	Mnemonic	Description
12, 11, 10	ZERO ADD0	A 0 should be written to these bits at all times. This channel address bit is used to select the analog input channel for the next conversion if the sequencer is not being used. If the sequencer is being used, the channel address bit is used to select the final channel in a consecutive sequence.
9, 8	Mode 1, Mode 0	These two mode bits are used to select the configuration of the two analog input pins, V_{IN0} to V_{IN1} . These pins are used in conjunction with the channel address bit. On the AD7321 , the analog inputs are configured as two single-ended inputs, one true differential input pair, or one pseudo differential input (see Table 10).
7, 6 5	PM1, PM0 Coding	The power management bits are used to select different power mode options on the AD7321 (see Table 11). This bit is used to select the type of output coding the AD7321 uses for the next conversion result. If coding = 0, the output coding is twos complement. If coding = 1, the output coding is straight binary. When operating in sequence mode, the output coding for each channel is the value written to the coding bit during the last write to the control register.
4	Ref	The reference bit is used to enable or disable the internal reference. If Ref = 0, the external reference is enabled and used for the next conversion, and the internal reference is disabled. If Ref = 1, the internal reference is used for the next conversion. When operating in sequence mode, the reference used for each channel is the value written to the Ref bit during the last write to the control register.
3, 2	Seq1/Seq2	The Sequence 1 and Sequence 2 bits are used to control the operation of the sequencer (see Table 12).

The two analog input channels are configured as one pseudo differential analog input, one true differential input pair, or two single-ended analog inputs.

Table 10. Analog Input Configuration Selection

Channel Address Bit	Mode 1 = 1, Mode 0 = 1		Mode 1 = 1, Mode 0 = 0		Mode 1 = 0, Mode 0 = 1		Mode 1 = 0, Mode 0 = 0	
	Not Allowed		1 Fully Differential I/P		1 Pseudo Differential I/P		2 Single-Ended I/Ps	
ADD0	V_{IN+}	V_{IN-}	V_{IN+}	V_{IN-}	V_{IN+}	V_{IN-}	V_{IN+}	V_{IN-}
0	–	–	V_{IN0}	V_{IN1}	V_{IN0}	V_{IN1}	V_{IN0}	AGND
1	–	–	V_{IN0}	V_{IN1}	V_{IN0}	V_{IN1}	V_{IN1}	AGND

Table 11. Power Mode Selection

PM1	PM0	Description
1	1	Full Shutdown Mode. In this mode, all internal circuitry on the AD7321 is powered down. Information in the control register is retained when the AD7321 is in full shutdown mode.
1	0	Autoshutdown Mode. The AD7321 enters autoshutdown on the 15 th SCLK rising edge when the control register is updated. All internal circuitry is powered down in autoshutdown.
0	1	Autostandby Mode. In this mode, all internal circuitry is powered down, excluding the internal reference. The AD7321 enters autostandby mode on the 15 th SCLK rising edge after the control register is updated.
0	0	Normal Mode. All internal circuitry is powered up at all times.

Table 12. Sequencer Selection

Seq1	Seq2	Description
0	0	The channel sequencer is not used. The analog channel, selected by programming the ADD0 bit in the control register, selects the next channel for conversion.
1	0	This configuration is used in conjunction with the channel address bit in the control register. This allows continuous conversions on a consecutive sequence of channels, from Channel 0 through a final channel selected by the channel address bit in the control register. The range for each channel defaults to the range previously written into the range register.
1	1	The channel sequencer is not used. The analog channel, selected by programming the ADD0 bit in the control register, selects the next channel for conversion.

RANGE REGISTER

The range register is used to select one analog input range per analog input channel and to set the ranges for Channel 0 and Channel 1. It is a 6-bit, write-only register with two dedicated range bits for each of the analog input channels, Channel 0 and Channel 1. There are four analog input ranges, ± 10 V, ± 5 V, ± 2.5 V, and 0 V to +10 V. A write to the range register is selected by setting the write bit to 1, the ZERO bit to 0, and the register select bit to 1. After the initial write to the range register occurs, each time an analog input is selected, the [AD7321](#) automatically configures the analog input to the appropriate range, as indicated by the range register. The ± 10 V input range is selected by default on each analog input channel (see Table 13).

MSB														LSB	
16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Write	ZERO	Register Select	V _{IN0A}	V _{IN0B}	0	0	V _{IN1A}	V _{IN1B}	0	0	0	0	0	0	0

Table 13. Range Selection

V _{INxA}	V _{INxB}	Description
0	0	This combination selects the ± 10 V input range on V _{INX} .
0	1	This combination selects the ± 5 V input range on V _{INX} .
1	0	This combination selects the ± 2.5 V input range on V _{INX} .
1	1	This combination selects the 0 V to +10 V input range on V _{INX} .

SEQUENCER OPERATION

The AD7321 can be configured to convert a sequence of consecutive channels (see Figure 44). This sequence begins by converting on Channel 0 and ends with a final channel as selected by Bit ADD0 in the control register. In this configuration, there is no need for a write to the sequence register. To operate the AD7321 in this mode, set Seq1 to 1 and Seq2 to 0, and then select the final channel in the sequence by programming Bit ADD0 in the control register.

Once the control register is configured to operate the AD7321 in this mode, the DIN line is held low, or the write bit is set to 0. To return to traditional multichannel operation, a write to the control register to set Seq1 to 0 and Seq2 to 0 is necessary.

When Seq1 and Seq2 are both set to 0, or when both are set to 1, the AD7321 is configured to operate in traditional multichannel mode, where a write to Channel Address Bit ADD0 in the control register selects the next channel for conversion.




Figure 44. Flowchart for Consecutive Sequence of Channels

053599-032

REFERENCE

The AD7321 can operate with either the internal 2.5 V on-chip reference or an externally applied reference. The internal reference is selected by setting the Ref bit in the control register to 1. On power-up, the Ref bit is 0, which selects the external reference for the AD7321 conversion. Suitable reference sources for the AD7321 include AD780, AD1582, ADR431, REF193, and ADR391.

The internal reference circuitry consists of a 2.5 V band gap reference and a reference buffer. When operating the AD7321 in internal reference mode, the 2.5 V internal reference is available at the REFIN/OUT pin, which should be decoupled to AGND using a 680 nF capacitor. It is recommended that the internal reference be buffered before applying it elsewhere in the system. The internal reference is capable of sourcing up to 90 μ A.

On power-up, if the internal reference operation is required for the ADC conversion, a write to the control register is necessary to set the Ref bit to 1. During the control register write, the conversion result from the first initial conversion is invalid. The reference buffer requires 500 μ s to power up and charge the 680 nF decoupling capacitor during the power-up time.

The AD7321 is specified for a 2.5 V to 3 V reference range. When a 3 V reference is selected, the ranges are ± 12 V, ± 6 V, ± 3 V, and 0 V to +12 V. For these ranges, the V_{DD} and V_{SS} supply must be equal to or greater than the maximum analog input range selected (see Table 6).

V_{DRIVE}

The AD7321 has a V_{DRIVE} feature to control the voltage at which the serial interface operates. V_{DRIVE} allows the ADC to easily interface to both 3 V and 5 V processors. For example, if the AD7321 is operated with a V_{CC} of 5 V, the V_{DRIVE} pin can be powered from a 3 V supply. This allows the AD7321 to accept large bipolar input signals with low voltage digital processing.

MODES OF OPERATION

The AD7321 has several modes of operation that are designed to provide flexible power management options. These options are chosen to optimize the power dissipation/throughput rate ratio for different application requirements. The mode of operation of the AD7321 is controlled by the power management bits, Bit PM1 and Bit PM0, in the control register as shown in Table 11. The default mode is normal mode, where all internal circuitry is fully powered up.

NORMAL MODE

(PM1 = PM0 = 0)

This mode is intended for the fastest throughput rate performance with the AD7321 being fully powered up at all times. Figure 45 shows the general operation of the AD7321 in normal mode.

The conversion is initiated on the falling edge of $\overline{CS}$, and the track-and-hold section enters hold mode as described in the Serial Interface section. Data on the DIN line during the 16 SCLK transfer is loaded into one of the on-chip registers if the write bit is set. The register is selected by programming the register select bits (see Table 8).




Figure 45. Normal Mode

The AD7321 remains fully powered up at the end of the conversion if both PM1 and PM0 contain 0 in the control register.

To complete the conversion and access the conversion result, 16 serial clock cycles are required. At the end of the conversion, $\overline{CS}$ can idle either high or low until the next conversion.

Once the data transfer is complete, another conversion can be initiated after the quiet time, t_{QUIET} , has elapsed.

FULL SHUTDOWN MODE

(PM1 = PM0 = 1)

In this mode, all internal circuitry on the AD7321 is powered down. The part retains information in the registers during full shutdown. The AD7321 remains in full shutdown mode until the power management bits, Bit PM1 and Bit PM0, in the control register are changed.

A write to the control register with PM1 = 1 and PM0 = 1 places the part into full shutdown mode. The AD7321 enters full shutdown mode on the 15th SCLK rising edge once the control register is updated.

If a write to the control register occurs while the part is in full shutdown mode with the power management bits, Bit PM1 and Bit PM0, set to 0 (normal mode), the part begins to power up on the 15th SCLK rising edge once the control register is updated. Figure 46 shows how the AD7321 is configured to exit full shutdown mode. To ensure the AD7321 is fully powered up, $t_{\text{POWER-UP}}$ should elapse before the next $\overline{CS}$ falling edge.




Figure 46. Exiting Full Shutdown Mode

AUTOSHUTDOWN MODE

(PM1 = 1, PM0 = 0)

Once the autoshutdown mode is selected, the AD7321 automatically enters shutdown on the 15th SCLK rising edge. In autoshutdown mode, all internal circuitry is powered down. The AD7321 retains information in the registers during autoshutdown. The track-and-hold is in hold mode during autoshutdown. On the rising $\overline{CS}$ edge, the track-and-hold, which was in hold during shutdown, returns to track as the AD7321 begins to power up. The power-up from autoshutdown is 500 μ s.

When the control register is programmed to transition to autoshutdown mode, it does so on the 15th SCLK rising edge. Figure 47 shows the part entering autoshutdown mode. The AD7321 automatically begins to power up on the $\overline{CS}$ rising edge. The $t_{POWER-UP}$ is required before a valid conversion, initiated by bringing the $\overline{CS}$ signal low, can take place. Once this valid conversion is complete, the AD7321 powers down again on the 15th SCLK rising edge. The $\overline{CS}$ signal must remain low again to keep the part in autoshutdown mode.

AUTOSTANDBY MODE

(PM1 = 0, PM0 = 1)

In autostandby mode, portions of the AD7321 are powered down, but the on-chip reference remains powered up. The reference bit in the control register should be 1 to ensure that the on-chip reference is enabled. This mode is similar to autoshutdown but allows the AD7321 to power up much faster, which allows faster throughput rates.

As is the case with autoshutdown mode, the AD7321 enters standby on the 15th SCLK rising edge once the control register is updated (see Figure 47). The part retains information in the registers during standby. The AD7321 remains in standby until it receives a $\overline{CS}$ rising edge. The ADC begins to power up on the $\overline{CS}$ rising edge. On the $\overline{CS}$ rising edge, the track-and-hold, which was in hold mode while the part was in standby, returns to track.

The power-up time from standby is 700 ns. The user should ensure that 700 ns have elapsed before bringing $\overline{CS}$ low to attempt a valid conversion. Once this valid conversion is complete, the AD7321 again returns to standby on the 15th SCLK rising edge. The $\overline{CS}$ signal must remain low to keep the part in standby mode.

Figure 47 shows the part entering autoshutdown mode. The sequence of events is the same when entering autostandby mode. In Figure 47, the power management bits are configured for autoshutdown. For autostandby mode, the power management bits, PM1 and PM0, should be set to 0 and 1, respectively.




Figure 47. Entering Autosutdown/Autostandby Mode

05395-042

POWER VS. THROUGHPUT RATE

The power consumption of the AD7321 varies with throughput rate. The static power consumed by the AD7321 is very low, and significant power savings is achieved as the throughput rate is reduced. Figure 48 and Figure 49 shows the power vs. throughput rate for the AD7321 at a V_{CC} of 3 V and 5 V, respectively. Both plots clearly show that the average power consumed by the AD7321 is greatly reduced as the sample frequency is reduced. This is true whether a fixed SCLK value is used or if it is scaled with the sampling frequency. Figure 48 and Figure 49 show the power consumption when operating in normal mode for a variable SCLK that scales with the sampling frequency.




Figure 48. Power vs. Throughput Rate with 3 V V_{CC}




Figure 49. Power vs. Throughput Rate with 5 V V_{CC}

SERIAL INTERFACE

Figure 50 shows the timing diagram for the serial interface of the AD7321. The serial clock applied to the SCLK pin provides the conversion clock and controls the transfer of information to and from the AD7321 during a conversion.

The $\overline{CS}$ signal initiates the data transfer and the conversion process. The falling edge of $\overline{CS}$ puts the track-and-hold into hold mode and takes the bus out of three-state. Then the analog input signal is sampled. Once the conversion is initiated, it requires 16 SCLK cycles to complete.

The track-and-hold goes back into track mode on the 14th SCLK rising edge. On the 16th SCLK falling edge, the DOUT line returns to three-state. If the rising edge of $\overline{CS}$ occurs before 16 SCLK cycles have elapsed, the conversion is terminated, and the DOUT line returns to three-state. Depending on where the $\overline{CS}$ signal is brought high, the addressed register may be updated.

Data is clocked into the AD7321 on the SCLK falling edge. The three MSBs on the DIN line are decoded to select which register is being addressed. The control register is a 12-bit register. If the control register is addressed by the three MSBs, the data on the DIN line is loaded into the control on the 15th SCLK falling edge. If the range register is addressed, the data on the DIN line is loaded into the addressed register on the 11th SCLK falling edge.

Conversion data is clocked out of the AD7321 on each SCLK falling edge. Data on the DOUT line consists of two leading ZEROs, a channel identifier bit, a sign bit, and a 12-bit conversion result. The channel identifier bit is used to indicate which channel corresponds to the conversion result. The first ZERO bit is clocked out on the $\overline{CS}$ falling edge, and the second bit is clocked out on the first SCLK falling edge.




Figure 50. Serial Interface Timing Diagram (Control Register Write)

05399-036

MICROPROCESSOR INTERFACING

The serial interface on the **AD7321** allows the part to be directly connected to a range of different microprocessors. This section explains how to interface the **AD7321** with some common microcontroller and DSP serial interface protocols.


AD7321 TO ADSP-21xx

The **ADSP-21xx** family of DSPs interface directly to the **AD7321** without requiring glue logic. The V_{DRIVE} pin of the **AD7321** takes the same supply voltage as that of the **ADSP-21xx**. This allows the ADC to operate at a higher supply voltage than its serial interface. The SPORT0 on the **ADSP-21xx** should be configured as shown in Table 14.

Table 14. SPORT0 Control Register Setup

Setting	Description
TFSW = RFSW = 1	Alternative framing
INVRFS = INVTFS = 1	Active low frame signal
DTYPE = 00	Right justify data
SLEN = 1111	16-bit data-word
ISCLK = 1	Internal serial clock
TFSR = RFSR = 1	Frame every word
IRFS = 0	
ITFS = 1	

The connection diagram is shown in Figure 51. The **ADSP-21xx** has TFS0 and RFS0 tied together. TFS0 is set as an output, and RFS0 is set as an input. The DSP operates in alternative framing mode, and the SPORT0 control register is set up as described in Table 14. The frame synchronization signal generated on the TFS is tied to $\overline{\text{CS}}$, and, as with all signal processing applications, requires equidistant sampling. However, as in this example, the timer interrupt is used to control the sampling rate of the ADC, and under certain conditions equidistant sampling cannot be achieved.



¹ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 51. Interfacing the **AD7321** to the **ADSP-21xx**


The timer registers are loaded with a value that provides an interrupt at the required sampling interval. When an interrupt is received, a value is transmitted with TFS/DT (ADC control word). The TFS is used to control the RFS, and hence the reading of data.

The frequency of the serial clock is set in the SCLKDIV register. When the instruction to transmit with TFS is given ($\text{AX0} = \text{TX0}$), the state of the serial clock is checked. The DSP waits until the SCLK has gone high, low, and high again before starting the transmission. If the timer and SCLK are chosen so that the instruction to transmit occurs on or near the rising edge of SCLK, data is transmitted immediately or at the next clock edge.

For example, the **ADSP-2111** has a master clock frequency of 16 MHz. If the SCLKDIV register is loaded with the value 3, an SCLK of 2 MHz is obtained, and eight master clock periods elapse for every one SCLK period. If the timer registers are loaded with the value 803, 100.5 SCLKs occur between interrupts and, subsequently, between transmit instructions. This situation leads to nonequidistant sampling because the transmit instruction occurs on an SCLK edge. If the number of SCLKs between interrupts is an integer of N, equidistant sampling is implemented by the DSP.

AD7321 TO ADSP-BF53x

The **ADSP-BF53x** family of DSPs interfaces directly to the **AD7321** without requiring glue logic, as shown in Figure 52. The SPORT0 Receive Configuration 1 register should be set up as outlined in Table 15.



¹ADDITIONAL PINS OMITTED FOR CLARITY.

Figure 52. Interfacing the **AD7321** to the **ADSP-BF53x**

Table 15. SPORT0 Receive Configuration 1 Register

Setting	Description
RCKFE = 1	Sample data with falling edge of RSCLK
LRFS = 1	Active low frame signal
RFSR = 1	Frame every word
IRFS = 1	Internal RFS used
RLSBIT = 0	Receive MSB first
RDTYPE = 00	Zero fill
IRCLK = 1	Internal receive clock
RSPEN = 1	Receive enable
SLEN = 1111	16-bit data-word
TFSR = RFSR = 1	

APPLICATION HINTS

LAYOUT AND GROUNDING

The printed circuit board that houses the AD7321 should be designed so that the analog and digital sections are confined to certain areas of the board. This design facilitates the use of ground planes that can easily be separated.

To provide optimum shielding for ground planes, a minimum etch technique is generally best. All AGND pins on the AD7321 should be connected to the AGND plane. Digital and analog ground pins should be joined in only one place. If the AD7321 is in a system where multiple devices require an AGND and DGND connection, the connection should still be made at only one point. A star point should be established as close as possible to the ground pins on the AD7321.

Good connections should be made to the power and ground planes. This is done with a single via or multiple vias for each supply and ground pin.

Avoid running digital lines under the AD7321 device because this couples noise onto the die. However, the analog ground plane should be allowed to run under the AD7321 to avoid noise coupling. The power supply lines to the AD7321 device should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line.

To avoid radiating noise to other sections of the board, components, such as clocks, with fast switching signals should be shielded with digital ground and never run near the analog inputs. Avoid crossover of digital and analog signals. To reduce the effects of feedthrough within the board, traces should be run at right angles to each other. A microstrip technique is the best method, but its use may not be possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes, and signals are placed on the other side.

Good decoupling is also important. All analog supplies should be decoupled with 10 μF tantalum capacitors in parallel with 0.1 μF capacitors to AGND. To achieve the best results from these decoupling components, they must be placed as close as possible to the device, ideally right up against the device. The 0.1 μF capacitors should have a low effective series resistance (ESR) and low effective series inductance (ESI), such as is typical of common ceramic and surface mount types of capacitors. These low ESR, low ESI capacitors provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.

POWER SUPPLY CONFIGURATION

It is recommended that Schottky diodes be placed in series with the AD7321 V_{DD} and V_{SS} supply signals. Figure 53 shows this Schottky diode configuration. BAT43 Schottky diodes are used.




Figure 53. Schottky Diode Connection

In an application where non-symmetrical V_{DD} and V_{SS} supplies are being used, adhere to the following guidelines. Table 16 outlines the V_{SS} supply range that can be used for particular V_{DD} voltages when non-symmetrical supplies are required. When operating the AD7321 with low V_{DD} and V_{SS} voltages, it is recommended that these supplies be symmetrical.

Table 16. Non-Symmetrical V_{DD} and V_{SS} Requirements

V_{DD}	Typical V_{SS} Range
5 V	–5 V to –5.5 V
6 V	–5 V to –8.5 V
7 V	–5 V to –11.5 V
8 V	–5 V to –15 V
9 V	–5 V to –16.5 V
10 V to 16.5 V	–5 V to –16.5 V

For the 0 to $4 \times V_{\text{REF}}$ range, V_{SS} can be tied to AGND as per minimum supply recommendations outlined in Table 6.

OUTLINE DIMENSIONS




Figure 54. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)
Dimensions show in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD7321BRUZ	−40°C to +85°C	14-Lead TSSOP	RU-14
AD7321BRUZ-REEL	−40°C to +85°C	14-Lead TSSOP	RU-14
AD7321BRUZ-REEL7	−40°C to +85°C	14-Lead TSSOP	RU-14

¹ Z = RoHS Compliant Part.

NOTES

NOTES