# Contents

2       Pin description         3       Absolute maximum ratings         4       Operating conditions         5       Test conditions         5       Test conditions         6       Electrical characteristics         7       Typical performance characteristics         8       General description         8.1       Circuit description         8.1.1       Reference input stage         8.1.2       Reference divider         8.1.3       Prescaler         8.1.4       A and B counters         8.1.5       Phase frequency detector (PFD)         8.1.6       Lock detect         8.1.7       Mute until lock         8.1.8       Charge pump         8.1.9       Voltage controlled oscillators         8.1.10       Output stage         8.1.11       External VCO buffer	7
4       Operating conditions         5       Test conditions         6       Electrical characteristics         7       Typical performance characteristics         8       General description         8.1       Circuit description         8.1.1       Reference input stage         8.1.2       Reference divider         8.1.3       Prescaler         8.1.4       A and B counters         8.1.5       Phase frequency detector (PFD)         8.1.6       Lock detect         8.1.7       Mute until lock         8.1.8       Charge pump         8.1.9       Voltage controlled oscillators         8.1.10       Output stage         8.1.11       External VCO buffer	8
5       Test conditions         6       Electrical characteristics         7       Typical performance characteristics         8       General description         8.1       Circuit description         8.1.1       Reference input stage         8.1.2       Reference divider         8.1.3       Prescaler         8.1.4       A and B counters         8.1.5       Phase frequency detector (PFD)         8.1.6       Lock detect         8.1.7       Mute until lock         8.1.8       Charge pump         8.1.9       Voltage controlled oscillators         8.1.10       Output stage         8.1.11       External VCO buffer	11
6       Electrical characteristics         7       Typical performance characteristics         8       General description         8.1       Circuit description         8.1.1       Reference input stage         8.1.2       Reference divider         8.1.3       Prescaler         8.1.4       A and B counters         8.1.5       Phase frequency detector (PFD)         8.1.6       Lock detect         8.1.7       Mute until lock         8.1.8       Charge pump         8.1.9       Voltage controlled oscillators         8.1.10       Output stage         8.1.11       External VCO buffer	12
<ul> <li>7 Typical performance characteristics</li></ul>	14
<ul> <li>8 General description</li> <li>8.1 Circuit description</li> <li>8.1.1 Reference input stage</li> <li>8.1.2 Reference divider</li> <li>8.1.3 Prescaler</li> <li>8.1.4 A and B counters</li> <li>8.1.5 Phase frequency detector (PFD)</li> <li>8.1.6 Lock detect</li> <li>8.1.7 Mute until lock</li> <li>8.1.8 Charge pump</li> <li>8.1.9 Voltage controlled oscillators</li> <li>8.1.10 Output stage</li> <li>8.1.11 External VCO buffer</li> </ul>	15
8.1       Circuit description         8.1.1       Reference input stage         8.1.2       Reference divider         8.1.3       Prescaler         8.1.4       A and B counters         8.1.5       Phase frequency detector (PFD)         8.1.6       Lock detect         8.1.7       Mute until lock         8.1.8       Charge pump         8.1.9       Voltage controlled oscillators         8.1.10       Output stage         8.1.11       External VCO buffer	
<ul> <li>8.1.1 Reference input stage</li></ul>	23
8.1.2Reference divider8.1.3Prescaler8.1.4A and B counters8.1.5Phase frequency detector (PFD)8.1.6Lock detect8.1.7Mute until lock8.1.8Charge pump8.1.9Voltage controlled oscillators8.1.10Output stage8.1.11External VCO buffer	
<ul> <li>8.1.3 Prescaler</li> <li>8.1.4 A and B counters</li> <li>8.1.5 Phase frequency detector (PFD)</li> <li>8.1.6 Lock detect</li> <li>8.1.7 Mute until lock</li> <li>8.1.8 Charge pump</li> <li>8.1.9 Voltage controlled oscillators</li> <li>8.1.10 Output stage</li> <li>8.1.11 External VCO buffer</li> </ul>	
<ul> <li>8.1.4 A and B counters</li> <li>8.1.5 Phase frequency detector (PFD)</li> <li>8.1.6 Lock detect</li> <li>8.1.7 Mute until lock</li> <li>8.1.8 Charge pump</li> <li>8.1.9 Voltage controlled oscillators</li> <li>8.1.10 Output stage</li> <li>8.1.11 External VCO buffer</li> </ul>	
<ul> <li>8.1.5 Phase frequency detector (PFD)</li> <li>8.1.6 Lock detect</li> <li>8.1.7 Mute until lock</li> <li>8.1.8 Charge pump</li> <li>8.1.9 Voltage controlled oscillators</li> <li>8.1.10 Output stage</li> <li>8.1.11 External VCO buffer</li> </ul>	
<ul> <li>8.1.6 Lock detect</li> <li>8.1.7 Mute until lock</li> <li>8.1.8 Charge pump</li> <li>8.1.9 Voltage controlled oscillators</li> <li>8.1.10 Output stage</li> <li>8.1.11 External VCO buffer</li> </ul>	
<ul> <li>8.1.7 Mute until lock</li> <li>8.1.8 Charge pump</li> <li>8.1.9 Voltage controlled oscillators</li> <li>8.1.10 Output stage</li> <li>8.1.11 External VCO buffer</li> </ul>	
<ul> <li>8.1.8 Charge pump</li> <li>8.1.9 Voltage controlled oscillators</li> <li>8.1.10 Output stage</li> <li>8.1.11 External VCO buffer</li> </ul>	
8.1.9Voltage controlled oscillators8.1.10Output stage8.1.11External VCO buffer	
8.1.10Output stage8.1.11External VCO buffer	
8.1.11 External VCO buffer	
	30
8.1.12 Mixer and IF amplifier	31
8.1.13 Dual output current DAC	32





9	l2C b	us inter	face	. 33
	9.1	l <sup>2</sup> C ger	neral features	. 33
		9.1.1	Data validity	33
		9.1.2	START and STOP conditions	34
		9.1.3	Byte format and acknowledge	34
		9.1.4	Device addressing	35
		9.1.5	Single-byte write mode	35
		9.1.6	Multi-byte write mode	35
		9.1.7	Current byte address read	35
	9.2	I <sup>2</sup> C timi	ng specifications	. 36
		9.2.1	Data and clock timing specification	36
		9.2.2	I <sup>2</sup> C START and STOP timing specification	36
		9.2.3	I <sup>2</sup> C acknowledge timing specification	37
	9.3	I2C reg	isters	. 38
		9.3.1	I <sup>2</sup> C register summary	38
		9.3.2	I <sup>2</sup> C register definitions	39
	9.4	Device	calibration through the I <sup>2</sup> C interface	. 45
		9.4.1	VCO calibration procedure (I <sup>2</sup> C interface)	45
		9.4.2	Power ON sequence (I <sup>2</sup> C interface)	45
		9.4.3	VCO calibration auto-restart procedure (I <sup>2</sup> C interface)	46
10	SPI d	ligital in	terface	. 47
	10.1	SPI ger	neral features	. 47
	10.2	SPI tim	ing specification	. 49
		10.2.1	Data, clock and load timing	49
	10.3	SPI reg	isters	. 50
		10.3.1	SPI register summary	
		10.3.2	SPI register definitions	50
	10.4	Device	calibration through the SPI interface	. 53
		10.4.1	VCO calibration procedure (SPI interface)	
		10.4.2	Power ON sequence (SPI interface)	
		10.4.3	VCO calibration auto-restart procedure (SPI interface)	



11	Appli	cation information	55
	11.1	Application circuit	55
	11.2	Standard Mode Operation	57
	11.3	Diversity mode operation with same LO frequency	58
	11.4	Diversity mode operation with different LO frequencies	59
	11.5	External VCO standard mode operation	60
	11.6	External VCO diversity mode operation with same LO	61
12	Evalu	ation kit	62
13	Packa	age mechanical data	63
14	Revis	ion history	65



# List of tables

Table 1.	Device summary
Table 2.	Pin list
Table 3.	Absolute maximum ratings
Table 4.	Operating conditions
Table 5.	Digital logic levels
Table 6.	Down converter mixer and IF amplifier electrical characteristics
Table 7.	Pin diode attenuator driver (dual output current DAC) electrical characteristics
Table 8.	Integer-N synthesizer electrical characteristics
Table 9.	Phase noise performance
Table 10.	Current values for CPSEL[2:0] selection
Table 11.	VCOA performance against amplitude setting (frequency = 3.6 GHz)
Table 12.	VCOB performance against amplitude setting (frequency = 4.3 GHz) 30
Table 13.	Suggested CAP[2:0] values for LO Frequency range mixer
Table 14.	Linearity performance against IFAMP[1:0] configuration (typical condition)
Table 15.	$I^2C$ data and clock timing parameters
Table 16.	$I^2_C$ START and STOP timing parameters
Table 17.	$I^2C$ acknowledge timing parameters
Table 18.	I <sup>2</sup> C register list
Table 19.	Address decoder and outputs
Table 20.	SPI timing parameters
Table 21.	SPI register list
Table 22.	Application circuit component values
Table 23.	Evaluation kit order code
Table 24.	VFQFPN-44 package dimensions64
Table 25.	Document revision history





# List of figures

Figure 1.	STW82100B block diagram
Figure 2.	STW82100B pin configuration8
Figure 3.	Conversion gain against RF frequency
Figure 4.	Noise figure against RF frequency 20
Figure 5.	IIP3 against RF frequency
Figure 6.	2RF-2LO response against RF frequency
Figure 7.	LOA (VCOA div. by 2) closed-loop phase noise at 1.8 GHz
$(F_{STEP} = 200)$	0 kHz, I <sub>CP</sub> = 2 mA)
Figure 8.	LOB (VCOB div. by 2) closed-loop phase noise at 2.2 GHz
$(F_{STEP} = 200)$	0 kHz, I <sub>CP</sub> = 2 mA)
Figure 9.	Reference frequency input buffer
Figure 10.	VCO divider diagram
Figure 11.	PFD diagram
Figure 12.	Loop filter connection
Figure 13.	VCO typical sub-band characteristics
Figure 14.	Data validity waveform
Figure 15.	START and STOP condition waveform
Figure 16.	Byte format and acknowledge waveform
Figure 17.	I <sup>2</sup> C data and clock waveforms
Figure 18.	I <sup>2</sup> C START and STOP timing waveforms
Figure 19.	I <sup>2</sup> C acknowledge timing waveforms
Figure 20.	I <sup>2</sup> C first programming timing
Figure 21.	SPI input and output bit order
Figure 22.	SPI data structure
Figure 23.	SPI timing waveforms
Figure 24.	SPI first programming timing
Figure 25.	Typical STW82100B application circuit
Figure 26.	Standard mode operation
Figure 27.	Diversity mode operation with same LO frequencies
Figure 28.	Diversity mode operation with different LO frequencies
Figure 29.	External VCO standard mode operation60
Figure 30.	External VCO diversity mode operation with same LO
Figure 31.	VFQFPN-44 package outline



# 1 Block diagram








Doc ID 018355 Rev 5

# 2 Pin description



#### Figure 2. STW82100B pin configuration



Doc ID 018355 Rev 5



Pin No	Name	Description	Observation
1	VDD_DAC	DAC power supply	Vsupply analog1= 3.3 V
2	REXT_DAC	External resistance connection for DAC	-
3	VDD_DIV	Divider by 2 power supply	Vsupply analog1= 3.3 V
4	VDD_VCO	VCOs and External VCO Buffer power supply	Vsupply analog1= 3.3 V
5	EXTVCO_INN	External VCO (LO) negative input	Diversity Slave Mode and External VCO Modes; otherwise it must be connected to GND
6	EXTVCO_INP	External VCO (LO) positive input	Diversity Slave Mode and External VCO Modes; otherwise it must be connected to GND
7	EXT_PD	Hardware power down: '0' device ON; '1' device OFF	CMOS Input
8	ADD2	I <sup>2</sup> CBUS address select pin	CMOS Input
9	ADD1	I <sup>2</sup> CBUS address select pin	CMOS Input
10	ADD0	I <sup>2</sup> CBUS address select pin	CMOS Input
11	VDD_IO	Digital IO power supply	Vsupply digital = 3.3 V
12	VDD_PSCBUF	Prescaler input buffer power supply	Vsupply analog1= 3.3 V
13	NC	Not connected	-
14	NC	Not connected	-
15	VDD_OUTBUF	Power supply for LO buffer	Vsupply analog1=3.3 V
16	OUTBUFN	LO Output buffer negative output	Open collector @3.3 V
17	OUTBUFP	LO Output buffer positive output	Open collector @ 3.3 V
18	VCTRL	Control voltage for VCOs	-
19	ICP	PLL charge pump output	-
20	REXT_CP	External resistance connection for PLL charge pump current	-
21	VDD_CP	Power supply for charge pump	Vsupply analog1= 3.3 V
22	LOCK_DET	Lock detector	CMOS Output
23	REF_CLK	Reference frequency input	-
24	VDD_PLL	PLL digital power supply	Vsupply analog1= 3.3 V
25	DBUS_SEL	Digital Bus Interface select	CMOS Input
26	VDD_DIG	Power supply for digital bus interface	Vsupply digital = 3.3 V
27	SDA/DATA	I <sup>2</sup> CBUS /SPI data line	CMOS Bidir Schmitt triggered
28	SCL/CLK	I <sup>2</sup> CBUS /SPI clock line	CMOS Input Schmitt triggered
29	LOAD	SPI load line	CMOS Input Schmitt triggered
30	NC	Not connected	-
31	IF_OUTN	IF amplifier negative output	Open collector @ 5 V <sup>(1)</sup>

Table 2. Pin list



Pin No	Name	Description	Observation			
32	IF_OUTP	IF Amplifier positive output	Open collector @ 5 V <sup>(1)</sup>			
33	VDD_IFAMP	IF Amplifier power supply	Vsupply analog1 = 3.3 V			
34	TEST2	Test input 2	Test purpose only; it must be connected to GND			
35	TEST1	Test input 1	Test purpose only; it must be connected to GND			
36	TEST_ALC	Test output	Test purpose only; it must be connected to GND			
37	RF_CT	RF balun central tap	-			
38	RF_IN	RF input	-			
39	VDD_RFESD	RF ESD positive rail power supply	Vsupply analog1 = 3.3 V			
40	MIXDRV_CT	Mixer driver balun central tap	Vsupply analog2 = 5 $V^{(1)}$			
41	VDD_ALC	ALC power supply	Vsupply analog1 = 3.3 V			
42	VDD_MIXDRV	Mixer driver power supply	Vsupply analog1 = 3.3 V			
43	I_PINDRV1	DAC current output for external PIN Diode attenuator	PMOS Open drain			
44	I_PINDRV2	DAC current output for external PIN Diode attenuator	PMOS Open drain			

Table 2.Pin list (continued)

1. Supply voltage @ 3.3 V in low-current mode operation



# 3 Absolute maximum ratings

Symbol	Parameter	Values	Unit
AVCC1	Analog Supply voltage	0 to 4.6	V
AVCC2	Analog Supply voltage	0 to 6	V
DVCC	Digital Supply voltage	0 to 4.6	V
Tstg	stg Storage temperature		°C
	HBM on pins 16, 17, 31, 32, 37, 40	0.8	
	HBM on pin 38	1	
ESD	HBM on all remaining pins	2	kV
(Electro-static discharge)	CDM-JEDEC Standard on pin 38	0.25	- KV
	CDM-JEDEC Standard on all remaining pins	0.5	]
	ММ	0.2	]

#### Table 3. Absolute maximum ratings



#### **Operating conditions** 4

Table 4. Operating conditions						
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
AVCC1	Analog Supply voltage	-	3.15	3.3	3.45	V
AVCC2	Analog Supply voltage	-	4.75	5	5.25	V
DVCC	Digital Supply voltage	-	3.15	3.3	3.45	V
		Standard mode	-	130	150	mA
		External VCO standard mode	-	110	130	mA
I <sub>CC3.3V</sub>	Current Consumption at 3.3 V	Diversity slave mode	-	105	120	mA
003.37		Diversity master mode	-	155	180	mA
		External VCO diversity master mode	-	140	160	mA
	Current Consumption	High current mode at 5 V	-	170	195	mA
I <sub>CC5V</sub>		Low current mode at 3.3 V	-	100	115	mA
T <sub>A</sub>	Operating ambient temperature	-	-40		85	°C
TJ	Maximum junction temperature	-	-		125	°C
$\Theta_{JA}$	Junction to ambient package thermal resistance <sup>(1)</sup>	Multi-layer JEDEC board	-	33	-	°C/W
$\Theta_{JB}$	Junction to board package thermal resistance <sup>(1)</sup>	Multi-layer JEDEC board	-	19	-	°C/W
Θ <sub>JC</sub>	Junction to case package thermal resistance <sup>(1)</sup>	Multi-layer JEDEC board	-	3	-	°C/W
$\Psi_{JB}$	Thermal characterization parameter junction to board <sup>(1)</sup>	Multi-layer JEDEC board	-	18	-	°C/W
$\Psi_{\rm JT}$	Thermal characterization parameter junction to top case <sup>(1)</sup>	Multi-layer JEDEC board	-	0.3	-	°C/W

#### Table 4 **Operating conditions**

Refer to JEDEC standard JESD 51-12 for a detailed description of the thermal resistances and thermal parameters. Data here presented are referring to a Multi-layer board according to JEDEC standard.  $T_J = T_A + \Theta_{JA} * Pdiss$  (in order to estimate  $T_J$  if ambient temperature  $T_A$  and dissipated power Pdiss are known)  $T_J = T_B + 4\theta_J * Pdiss$  (in order to estimate  $T_J$  if board temperature  $T_B$  and dissipated power Pdiss are known)  $T_J = T_T + 4\theta_J * Pdiss$  (in order to estimate  $T_J$  if top case temperature  $T_T$  and dissipated power Pdiss are known)  $T_J = T_T + 4\theta_J * Pdiss$  (in order to estimate  $T_J$  if top case temperature  $T_T$  and dissipated power Pdiss are known) 1.



### Table 5.Digital logic levels

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
Vil	Low level input voltage	-	-	-	0.2*Vdd	V
Vih	High level input voltage	-	0.8*Vdd	-	-	V
Vhyst	Schmitt trigger hysteresis	-	0.8	-	-	V
Vol	Low level output voltage	-	-	-	0.4	V
Voh	High level output voltage	-	0.85*Vdd	-	-	V



# 5 Test conditions

Unless otherwise specified the following test conditions are applied:

- Vsupply digital = 3.3 V
- Vsupply analog1 = 3.3 V
- Vsupply analog2 = 5 V
- F<sub>IF</sub> = 150 MHz
- MIX = 0111
- T ambient = 27 °C

Refer also to Section 11: Application information.



# 6 Electrical characteristics

Note: Vsupply digital = 3.3 V, Vsupply analog1 = 3.3 V, Vsupply analog2 = 5 V,  $F_{RF}$  = 2100 MHz,  $F_{LO}$  = 1950 MHz,  $T_A$  = +25 \*C, RF power = 0 dBm, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F <sub>RF</sub>	RF Frequency	-	1620	-	2400	MHz
-		VCOA divided by 2	1650	-	1950	MHz
F <sub>LO</sub>	LO Frequency	VCOB divided by 2	2050	-	2370	MHz
F <sub>IF</sub>	IF Center Frequency <sup>(2)</sup>	F <sub>IF</sub> = ABS(F <sub>LO</sub> -F <sub>RF</sub> )	70	-	400	MHz
CG	Power Conversion Gain	Rin = 50 ohm, Rout = 200 ohm RFin = 0 dBm	7.5	8	8.5	dB
$CG_{\Delta T}$	Power Conversion Gain over Temperature <sup>(3)</sup>	T= -40 to +85 °C	-	±0.7	-	dB
IP	Input P1dB	High current Mode	-	13.5	-	dBm
IP <sub>1dB</sub>		Low current Mode	-	8	-	ubm
IIP3	Third-order input intercept	High current Mode	24.5	25.5	-	dBm
	point <sup>(4)</sup>	Low current Mode	18.5	19.5	-	ubm
$IIP3_{\Delta T}$	IIP3 variation over temperature <sup>(3)</sup>	T= -40 to +85 °C	-	±0.5	-	dB
	Spurious rejection at IF <sup>(3)</sup>	2F <sub>RF</sub> -2F <sub>LO</sub> F <sub>RFin</sub> = -5 dBm, F <sub>IF</sub> = 150 MHz	-	77	-	dBc
nF <sub>RF</sub> -nF <sub>LO</sub>		$3F_{RF}$ - $3F_{LO} F_{RFin}$ = -5 dBm, $F_{IF}$ = 150 MHz	-	77	-	dBc
NF <sub>SSB</sub>	Noise figure	High-current mode, MIX = 0011	-	10.5	11	dB
INF SSB		Low-current mode, MIX = 0011	-	10.5	11	dB
	LO to IF Leakage	1xLO	-	-35	-	dBm
-	LO IO IF Leakage	2xLO		-33		
-	LO to RF Leakage	-	-	-29	-	dBm
-	RF to IF Isolation	-	-	58	-	dB
RF <sub>RL</sub>	RF Return Loss	Matched to 50 ohm	-	20	-	dB
IF <sub>RL</sub>	IF Return Loss	Matched to 200 ohm	-	25	-	dB
	Gain Flatness for TX	Maximum deviation from $F_c$ over $\pm 10$ MHz. For any $F_c$ within each TX observation path band.	-0.05	-	+0.05	dB
-	observation path <sup>(5)</sup>	Maximum deviation from $F_c$ over $\pm 30$ MHz. For any $F_c$ within each TX observation path band.	-0.10	-	+0.10	dB

Table 6.	Down converter mixer and IF amplifier electrical characteristics <sup>(</sup>	)
Table 6.	Down converter mixer and in amplifier electrical characteristics	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	Phase Flatness for TX	Maximum deviation from linear phase at $F_c$ over ±10 MHz. For any $F_c$ within each TX observation path band.	-0.3	-	+0.3	.3 deg
-	observation path <sup>(5)</sup>	Maximum deviation from linear phase at $F_c$ over ±30 MHz. For any $F_c$ within each TX observation path band.	-0.7	.7 - +0.7		deg
-	Gain Flatness for RX path <sup>(5)</sup>	Maximum ripple over a 4 MHz band. For any $F_c$ within each RX path band.	-	-	0.1	dB pk-pk
-	Phase Flatness for RX path <sup>(5)</sup>	Maximum ripple over a 4 MHz band. For any $F_c$ within each RX path band.	-	-	0.6	deg pk-pk
Ċ	Mixer Driver Current	3.3 V Supply (pin 41, 42)	-	49	-	mA
	Consumption 5 V	5 V Supply (pin 40)	-	60	-	mA
ICC <sub>MD</sub>	Mixer Driver Current	3.3 V Supply (pin 41, 42)	-	20	-	mA
	Consumption (Low Current Mode)	3.3 V Supply (pin 40)	-	35	-	mA
ICC <sub>IFAM</sub>	IFAMP Current Consumption	3.3 V Supply (pin 33)	- 10		-	mA
		5 V Supply (pin 31, 32)	-	108	-	mA
	IFAMP Current Consumption	3.3 V Supply (pin 33)	-	6	-	mA
	(Low Current Mode)	3.3 V Supply (pin 31, 32)	-	55	-	mA

#### Table 6. Down converter mixer and IF amplifier electrical characteristics<sup>(1)</sup> (continued)

All linearity and NF performances are intended at maximum LO amplitude (LO\_A[1:0]=[11]), tuning capacitors (CAP[2:0])
programmed according to the selected frequency, mixer bias (MIX[3:0]) set to maximize performance and the device
operated in high current mode. The performances of conversion gain, NF and linearity are intended at the SMA connectors
of a typical application board.

2. The IF frequency range supported by the IF Amplifier is from 70 to 400 MHz. The exact IF frequency range supported for a specific RF frequency can be calculated as  $F_{IF} = ABS(F_{LO}-F_{RF})$  where  $F_{LO}$  is inside the specified LO frequency range.

3. Guaranteed by design and characterization

4. RFin = 0 dBm/tone, RF tone spacing = 5 MHz

5. Guaranteed by design

#### Table 7. Pin diode attenuator driver (dual output current DAC) electrical characteristics

Symbol	Parameters	Conditions	Min	Тур	Max	Unit
R	Resolution	-	-	10	-	Bit
DNL	Differential non linearity	-	-0.05	-	0.05	LSB
INL	Integral non linearity	-	-0.45	-	0.45	LSB
I <sub>FS</sub>	Full Scale current (1)	-	0.28	-	2.8	mA
-	Current Mismatch	-	-	-	2	%
-	Output voltage compliance range	-	0	-	3	v
VR <sub>EXT_DAC</sub>	Voltage Reference	-	-	1.19		V
R <sub>EXT_DAC</sub>	REXT DAC Range	-	10	-	100	kΩ
Icc <sub>static</sub>	Static current consumption	(lout = 0 mA; pin 1)	-	2.5	-	mA

1. See relationship between IDAC and R<sub>EXT\_DAC</sub> in the Circuit Description section (Dual Output Current DAC)



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VCO divide	ers					
		Prescaler 16/17	256	-	65551	-
Ν	VCO Divider Ratio (N)	Prescaler 19/20	361	-	77836	-
Reference	L clock and phase frequency detecto	r		ļ		ļ
F <sub>ref</sub>	Reference input frequency	-	10	19.2	200	MHz
-	Reference input sensitivity	-	0.35	1	1.5	Vpeak
R	Reference Divider Ratio	-	2	-	1023	-
F <sub>PFD</sub>	PFD input frequency	-	-	-	16	MHz
	Frequency step <sup>(1)</sup>	Prescaler 16/17	F <sub>LO</sub> / 65551	-	F <sub>LO</sub> / 256	Hz
F <sub>STEP</sub>	Frequency step (**	Prescaler 19/20	F <sub>LO</sub> / 77836	-	F <sub>LO</sub> / 361	Hz
Charge pu	mp					
I <sub>CP</sub>	ICP sink/source (2)	3bit programmable	-	-	5	mA
V <sub>OCP</sub>	Output voltage compliance range	-	0.4	-	V <sub>dd</sub> -0.3	V
-	Spurious <sup>(3)</sup>	-	-	-70	-	dBc
VCOs	·	·				
		Higher frequency range	-	100	-	MHz/V
K <sub>VCOA</sub>	VCOA sensitivity	Intermediate frequency range	-	85	-	MHz/V
		Lower frequency range	-	70	-	MHz/V
		Higher frequency range	-	75	-	MHz/V
K <sub>VCOB</sub>	VCOB sensitivity	Intermediate frequency range	-	65	-	MHz/V
		Lower frequency range	-	55	-	MHz/V
<b>л</b> т	VCOA Maximum Temperature	CALTYPE [0]	-	-	125	°C
$\Delta T_{LKA}$	variation for continuous lock <sup>(4)</sup>	CALTYPE [1]	-	-	125	°C
<b>л</b> т	VCOB Maximum Temperature	CALTYPE [0]	-	-	95	°C
$\Delta T_{LKB}$	variation for continuous lock (4)	CALTYPE [1]	-	-	125	°C
	VCO A Pushing	-	-	8	-	MHz/V
-	VCO B Pushing	-	-	14	-	MHz/V
V <sub>CTRL</sub>	VCO control voltage	-	0.4		V <sub>dd</sub> -0.3	V
-	LO Harmonic Spurious	-	-		-20	dBc
I <sub>VCO</sub>	VCO and VCO buffer current consumption	Amplitude [11] (pin 4)	-	35	-	mA
Idiv <sub>2</sub>	DIVIDER by 2 consumption	(pin 3)	-	20	-	mA

 Table 8.
 Integer-N synthesizer electrical characteristics



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
2 x LO out	put buffer (test purpose only)					
F <sub>OUT</sub>	Frequency range	-	3.3	-	4.74	GHz
P <sub>OUT</sub>	Output level	-	-	0	-	dBm
RL	Return Loss	Matched to 50ohm	-	15	-	dB
I <sub>2LOBUF</sub>	Current Consumption	(pin 15, 16, 17)	-	26	-	mA
LO output	buffer					
F <sub>OUT</sub>	Frequency range	-	1.65	-	2.37	GHz
P <sub>OUT</sub>	Output level	-	-	3	-	dBm
RL	Return Loss	Matched to 50ohm	-	14	-	dB
I <sub>LOBUF</sub>	Current Consumption	(pin 15, 16, 17)	-	26	-	mA
External V	CO (LO) buffer					
f <sub>INVCO</sub>	Frequency range	-	1.65	-	2.37	GHz
P <sub>IN</sub>	Input level	-	-	0	-	dBm
IEXTBUF	Current Consumption	External VCO Buffer (pin 4)	-	25	-	mA
PLL misce	llaneous	·				
I <sub>PLL</sub>	PLL Current Consumption	Input Buffer, Prescaler, Digital Dividers, misc. (pin 24)	-	8	-	mA
I <sub>PRE</sub>	Prescaler input buffer Current Consumption	(pin 12)	-	3	-	mA
I <sub>CP</sub>	Charge Pump Current Consumption	CPSEL=[111], REXT_CP = 4.7 kΩ (pin 21)	-	4	-	mA
t <sub>LOCK</sub>	Lock up time <sup>(5)</sup>	25 kHz PLL bandwidth; within 1ppm of frequency error	-	150	-	μs

Table 8. Integer-N synthesizer electrical characteristics (continued)

1. The frequency step is related to the PFD input frequency as follows:  $F_{STEP}=F_{PFD}/2$ )

2. See relationship between ICP and R<sub>EXT\_CP</sub> in the Circuit Description section (Charge Pump)

3. The level of spurs may change depending on PFD frequency, Charge Pump current, selected channel and PLL loop BW.

4. When setting a specified output frequency, the VCO calibration procedure must be run first in order to select the best subrange for the VCO covering the desired frequency. Once programmed at the initial temperature T<sub>0</sub> inside the operating temperature range (-40 °C to +85 °C), the synthesizer is able to maintain the lock status if the temperature drift (in either direction) is within the limit specified by ΔT<sub>LKA</sub> or ΔT<sub>LKB</sub>, provided that the final temperature T<sub>1</sub> is still inside the nominal range.

5. Frequency jump form 1950 to 1800 MHz; it includes the time required by the VCO calibration procedure (7 x  $F_{PFD}$  cycles =17.5 µs with  $F_{PFD}$  =400 kHz))



Parameters	Conditions	Min.	Тур.	Max.	Unit
In band phase noise floor, close	d loop <sup>(2)</sup>				
Normalized In Band Phase Noise Floor (LO)	I <sub>CP</sub> =4 mA, PLL BW = 50 kHz (including reference clock	-	-230	-	dBc/Hz
In Band Phase Noise Floor (LO)	contribution)	-230+201	og(N)+10k	og(F <sub>PFD</sub> )	dBc/Hz
PLL integrated phase noise					
Integrated Phase Noise	F <sub>LO</sub> =2.200 GHz, F <sub>STEP</sub> =200 kHz,	-	-45	-	dBc
(single sided) 100 Hz to 40 MHz	$I_{CP}=3 \text{ mA}, \text{ PLL BW} = 25 \text{ kHz}$	-	0.48	-	° rms
LOA (1650 MHz to 1950 MHz) – c	open loop				
Phase Noise @ 1 kHz	-	-	-69	-	dBc/Hz
Phase Noise @ 10 kHz	-	-	-95	-	dBc/Hz
Phase Noise @ 100 kHz	-	-	-118	-	dBc/Hz
Phase Noise @ 1 MHz	-	-	-139	-	dBc/Hz
Phase Noise @ 10 MHz	-	-	-152	-	dBc/Hz
Phase Noise Floor @ 40 MHz	-	-	-154	-	dBc/Hz
LOB (2050 MHz to 2370 MHz) – o	open loop				
Phase Noise @ 1 kHz	-	-	-62	-	dBc/Hz
Phase Noise @ 10 kHz	-	-	-88	-	dBc/Hz
Phase Noise @ 100 kHz	-	-	-112	-	dBc/Hz
Phase Noise @ 1 MHz	-	-	-134	-	dBc/Hz
Phase Noise @ 10 MHz	-	-	-150	-	dBc/Hz
Phase Noise Floor @ 40 MHz	-	-	-153	-	dBc/Hz

#### Table 9.Phase noise performance<sup>(1)</sup>

 Phase Noise SSB. VCO amplitude set to maximum value [11]. All the closed-loop performances are specified using a Reference Clock signal at 76.8 MHz with phase noise of -144 dBc/Hz @1 kHz offset, -157 dBc/Hz @10 kHz offset and -168 dBc/Hz of noise floor.


2. Normalized PN = Measured LO PN –  $20\log(N) - 10\log(F_{PFD})$  where N is the VCO divider ratio (N=B\*P+A) and F<sub>PFD</sub> is the comparison frequency at the PFD input



57

# 7 Typical performance characteristics

Note: Vsupply digital = 3.3 V, Vsupply analog1 = 3.3 V, Vsupply analog2 = 5 V,  $F_{IF}$  = 150 MHz,  $T_A$  = +25 °C, RF power = 0 dBm, unless otherwise specified.








Figure 4. Noise figure against RF frequency



Doc ID 018355 Rev 5












Figure 7. LOA (VCOA div. by 2) closed-loop phase noise at 1.8 GHz ( $F_{STEP}$  = 200 kHz,  $I_{CP}$  = 2 mA)





Figure 8. LOB (VCOB div. by 2) closed-loop phase noise at 2.2 GHz ( $F_{STEP}$  = 200 kHz,  $I_{CP}$  = 2 mA)



Doc ID 018355 Rev 5



### 8 General description

The STW82100B (see *Figure 1: STW82100B block diagram on page 7*) consists of a high linearity passive CMOS mixer with integrated RF balun, an IF amplifier, a 10-bit current steering DAC with dual output, and an integrated integer-N synthesizer.

The synthesizer embeds 2 internal low-noise VCOs with buffer blocks, a divider by 2, a low noise PFD (Phase Frequency Detector), a precise charge pump, a 10-bit programmable reference divider, two programmable counters and a dual-modulus prescaler. The A-counter (5 bits) and B counter (12 bits) counters, in conjunction with the dual modulus prescaler P/P+1 (16/17 or 19/20), implement an N integer divider, where N = B\*P+A.


The device is controlled through a digital interface (I2C bus interface or SPI digital interface).

All internal devices operate with a power supply of 3.3 V except for the IF Amplifier output stage and the mixer driver stage operating at 5 V power supply in order to maximize the linearity performance. If the application requires a reduced linearity and noise figure performance the device is programmed in a low-current mode by using the minimum LO amplitude and the minimum biasing current in the IF amplifier. In low-current mode operation the device can use only the 3.3 V power supply thus dissipating less power.

### 8.1 Circuit description

#### 8.1.1 Reference input stage

The reference input stage is shown in *Figure 9*. The resistor network feeds a DC bias at the  $F_{ref}$  input while the inverter used as the frequency reference buffer is AC coupled.



#### Figure 9. Reference frequency input buffer



#### 8.1.2 Reference divider

The 10-bit programmable reference counter allows the input reference frequency to be divided to produce the input clock to the PFD. The division ratio is programmed through the digital interface.

#### 8.1.3 Prescaler

The dual-modulus prescaler P/P+1 takes the CML clock from the VCO buffer and divides it down to a manageable frequency for the CMOS A and B counters. The modulus (P) is programmable and can be set to 16 or 19. It is based on a synchronous 4/5 core which division ratio depends on the state of the modulus input.

#### 8.1.4 A and B counters

The A (5 bits) and B (12 bits) counters, in conjunction with the selected dual modulus (16/17 or 19/20) prescaler make it possible to generate output frequencies which are spaced only by the reference frequency divided by the reference division ratio. Thus, the division ratio and the VCO output frequency are given by the following formulae:

$$N = B \times P + A$$

$$\mathsf{F}_{\mathsf{VCO}} = \frac{(\mathsf{B} \times \mathsf{P} + \mathsf{A}) \times \mathsf{F}_{\mathsf{ref}}}{\mathsf{R}}$$

where:

F<sub>VCO</sub>: VCO output frequency.

P: modulus of dual modulus prescaler (16 or 19 selected through the digital interface).

B: division ratio of the main counter.

A: division ratio of the swallow counter.

F<sub>ref</sub>: input reference frequency.


R: division ratio of the reference counter.


N: division ratio of the PLL

The following points should be noted:

- For the VCO divider to work correctly, B **must** be higher than A.
- A can take any value from 0 to 31.
- Two PLL division ratio (N) ranges are possible, depending on the value of P:
  - 256 to 65551 (when P=16)
  - 361 to 77836 (when P=19).








### 8.1.5 Phase frequency detector (PFD)

The PFD takes inputs from the reference and the VCO dividers and produces an output proportional to the phase error. The PFD includes a delay gate that controls the width of the anti-backlash pulse. This pulse ensures that there is no dead zone in the PFD transfer function.

Figure 11 is a simplified schematic of the PFD.







#### 8.1.6 Lock detect

This signal indicates that the difference between rising edges of both UP and DOWN PFD signals is found to be shorter than the fixed delay (roughly 5 ns). The Lock Detect signal is high when the PLL is locked. The Lock Detector consumes current only during PLL transients.

#### 8.1.7 Mute until lock

This (software controlled) function shuts down the following elements until the PLL achieves the lock status:

- RF output stage
- LO output buffer
- mixer
- IF amplifier circuitry

Under this setting there is no signal at the IF output stage or the LO output during a frequency jump.

#### 8.1.8 Charge pump

This block drives two matched current sources, lup and ldown, which are controlled respectively by the UP and DOWN PFD outputs. The nominal value of the output current is controlled by an external resistor (to be connected to the REXT input pin) and the selection of one of 8 possible values by a 3-bit word.

The minimum value of the output current is: IMIN = 2\*VBG/REXT\_CP (VBG~1.17 V)


CPSEL2	CPSEL1	CPSEL0	Current	Value for REXT=4.7 k $\Omega$
0	0	0	I <sub>MIN</sub>	0.5 mA
0	0	1	2*I <sub>MIN</sub>	1.00 mA
0	1	0	3*I <sub>MIN</sub>	1.50 mA
0	1	1	4*I <sub>MIN</sub>	2.00 mA
1	0	0	5*I <sub>MIN</sub>	2.50 mA
1	0	1	6*I <sub>MIN</sub>	3.00 mA
1	1	0	7*I <sub>MIN</sub>	3.50 mA
1	1	1	8*I <sub>MIN</sub>	4.00 mA

Table 10. Current values for CPSEL[2:0] selection

Note: The current is output on pin ICP. During the VCO auto calibration, ICP and VCTRL pins are forced to VDD/2.







#### 8.1.9 Voltage controlled oscillators

#### **VCO** selection

Within the STW82100B two low-noise VCOs are integrated to cover a wide band from 1650 MHz to 1950 MHz, and from 2050 MHz to 2370 MHz after the division by 2:

- VCO A frequency range is 3300 MHz to 3900 MHz
- VCO B frequency range is 4100 MHz to 4740 MHz

#### VCO frequency calibration

Both VCOs can operate on 32 frequency ranges that are selected by adding or subtracting capacitors to the resonator. These frequency ranges are intended to cover the wide band of operation and compensate for process variations on the VCO center frequency.

An automatic range selection is performed when the bit SERCAL rises from '0' to '1'. The charge pump is inhibited and the pins ICP and VCTRL are set at a fixed calibration voltage (VCAL). The frequency ranges are then tested to select the nearest one to the desired output frequency ( $F_{OUT}$ = N\* $F_{ref}$ /R) with VCAL input voltage applied. After this selection, the charge pump is once again enabled and the PLL performs a fine adjustment around VCAL on the loop filter voltage to lock  $F_{OUT}$ , thus enabling a fast settling time.

Two calibration algorithms are selectable by setting the CALTYPE bit.


Setting the CALTYPE to '1' guarantees the PLL lock versus temperature variations. Once programmed at the initial temperature,  $T_0$ , within the operating temperature range (-40 °C to +85 °C), the synthesizer is able to maintain the lock status if the temperature drift (in either direction) is within the limit specified by  $\Delta T_{LK}$ , and provided that the final temperature,  $T_1$ , is still inside the nominal range.

Setting the CALTYPE bit to '0' fixes VCAL to the mid point of the charge pump output (VDD/2). Optimum PLL phase noise performance versus temperature variations with a reduced  $\Delta T_{LK}$  is guaranteed in this case. The  $\Delta T_{LK}$  parameter, specific to each VCO and calibration type, in the STW82100B is specified in *Table 8: Integer-N synthesizer electrical characteristics*.



Doc ID 018355 Rev 5

FREQ (Hz)



#### Figure 13. VCO typical sub-band characteristics

0.00 0.50 2.00 2.50 3.00 3.50 1.00 1.50 VCTRL (V) The SERCAL bit should be set to '1' at each division ratio change. The calibration takes approximately 7 periods of the Comparison Frequency and the SERCAL bit is automatically

reset to '0' at the end of each calibration. The maximum allowed  ${\rm F}_{\rm PFD}$  to perform the calibration process is 1 MHz. If a higher  ${\rm F}_{\rm PFD}$  is

used the following procedure should be adopted:

Calibrator lock range

- Calibrate the VCO at the desired frequency with an FPFD lower than 1 MHz 1.
- 2. Set the A, B and R dividers ratio for the desired FPFD

For calibration details refer to Section 9.4.1: VCO calibration procedure (I2C interface) or Section 10.4.1: VCO calibration procedure (SPI interface).



STW82100B

11111

#### VCO calibration auto-restart feature

The VCO Calibration Auto-Restart feature, once activated, allows the calibration procedure to be restarted when the Lock Detector reports that the PLL has moved to an unlock condition (trigger on '1' to '0' transition of Lock Detector signal).

This situation could happen if the device experiences a significant temperature variation and the CALTYPE bit is set for optimum PLL phase noise performance (CALTYPE [0]).

By enabling the VCO Calibration Auto-Restart feature (through the AUTO\_CAL bit), the device re-selects the proper VCO frequency sub-range without any external user command.

This feature can be enabled only when the F<sub>PFD</sub> is lower than 1 MHz.

#### VCO voltage amplitude control

The voltage swing of the VCOs can be adjusted over 4 levels by means of two dedicated programming bits (PLL\_A1 and PLL\_A0). This setting trades current consumption with phase noise performances of the VCO. Higher amplitudes provide best phase noise while lower ones save power.



Table 11 and Table 12 give the current consumption and the phase noise at 1 MHz.

PLL_A[1:0]	Current Consumption (mA)	PN @ 1 MHz
00	23	-127
01	24	-128
10	32	-131
11	35	-132

Table 11.	VCOA performance against amplitude setting (frequency = 3.6 GHz)	
-----------	--	--

Table 12.	VCOB performance against amplitude setting (frequency = 4.3 GHz)

PLL_A[1:0]	Current Consumption (mA)	PN @ 1 MHz
00	16	-124
01	18	-126
10	27	-128
11	30	-129

#### 8.1.10 Output stage

The differential output signal of the synthesizer after the Divider by 2 is available on pins 16 and 17.

The output stage is selected by programming the PD[4:0] bits.

The output stage is an open-collector structure which is able to meet different requirements over the desired output frequency range by proper connections on the PCB. See *Figure 27: Diversity mode operation with same LO frequencies*.

#### 8.1.11 External VCO buffer

Although the STW82100B includes two wideband and low-noise VCOs, external VCO use capability is also provided.

The external VCO buffer can be used to manage a signal coming from an external VCO in order to build a local oscillator signal by using the STW82100B internal synthesizer as a PLL. This is only possible when External VCO standard mode or External VCO diversity master mode operation are selected. See *Figure 29: External VCO standard mode operation* and *Figure 30: External VCO diversity mode operation with same LO*.

If the STW82100B is operated in Diversity slave mode, the external VCO buffer manage the signal coming from the synthesizer output stage of another STW82100B device See *Figure 27: Diversity mode operation with same LO frequencies* and *Figure 30: External VCO diversity mode operation with same LO.* 

The selection of the external VCO buffer is done by setting the PD[4:0] bits.

The external VCO signal can range from 1650 MHz to 2370 MHz and its minimum power level must be -10 dBm.



### 8.1.12 Mixer and IF amplifier

#### LO mixer driver

The LO signal is fed through a driver in order to achieve the high power level needed to drive the passive mixer for maximum performance of linearity and NF.

The LO Mixer Driver is coupled to the mixer with an integrated LO balun. The LO signal level is adjusted by means of an Automatic Level Control loop (ALC) controlled by the bits LO\_A[1:0].

In low current mode the configuration LO\_A[1:0]='00' (minimum LO amplitude) should be selected and the power supply on pin 40 can be set to 3.3 V.

The LO balun resonating frequency can be adjusted by means of the bits CAP[2:0] in order to match the selected LO frequency.

CAP[2:0]	LO frequency range
000	2225MHz ÷ 2370MHz
001	2100MHz ÷ 2225MHz
010	2000MHz ÷ 2100MHz
011	1900MHz ÷ 2000MHz
100	1825MHz ÷ 1900MHz
101	1750MHz ÷ 1825MHz
110	1700MHz ÷ 1750MHz
111	1650MHz ÷ 1700MHz

 Table 13.
 Suggested CAP[2:0] values for LO Frequency range mixer

#### Mixer

A doubly balanced CMOS passive mixer is internally driven by the high level LO signal in order to achieve high linearity and low noise performance.

The RF integrated balun permits the removal of external components and it is internally matched to 50 ohms.

The gate bias of the CMOS devices in the mixer is programmable with 4 bits (MIX[3:0]) to optimize the input matching and the gain of the signal chain.

Higher values of gate bias (higher decimal values of MIX[3:0]) are suggested to maximize linearity and lower values to maximize the performance of Gain and NF.



#### IF amplifier

The integrated IF stage permits a 200-ohm load to be driven (typically a SAW filter) ensuring high linearity.

It is an open collector stage (pin 31, 32) and should be biased to 5 V with choke inductors. The typical output impedance is 200 ohms. The linearity performances are controlled by the bits IFAMP[1:0]. In low current mode the configuration IFAMP[1:0]='00' (minimum linearity) should be selected and the open collector stage can be biased to 3.3 V with choke inductors.

Table 14.	Linearity performance against IFAMP[1:0] configuration (typical
	condition)

IFAMP[1:0]	Linearity performance
00	19.5 dB
01	21.5 dB
10	23.5dB
11	25.5dB

### 8.1.13 Dual output current DAC

The STW82100B embeds a 10-bit Dual Output steering current DAC especially suited to drive an external PIN diode attenuator. This provides power level calibration capability at the RF input for the TX observation path applications.

The current sourced by the DAC is related to the  $R_{EXT\_DAC}$  resistor according to the following formulae (where  $VR_{EXT\_DAC}$  is approximately 1.19 V):

$$\mathsf{IDAC}_{\mathsf{LSB}} = \frac{1}{2} \times \frac{3 \times \mathsf{VR}_{\mathsf{EXT}\_\mathsf{DAC}}}{\mathsf{R}_{\mathsf{EXT}\_\mathsf{DAC}}} \times \frac{1}{64} \qquad \mathsf{LSB} \ \mathsf{DAC} \ \mathsf{current}$$

$$IDAC_{FS} = \frac{1}{2} \times \frac{3 \times VR_{EXT\_DAC}}{R_{EXT\_DAC}} \times \frac{1023}{64}$$
 Full scale current

With a 10 k $\Omega$  R<sub>EXT DAC</sub> the FS current is approximately 2.8 mA.



# 9 I<sup>2</sup>C bus interface

The I<sup>2</sup>C bus interface is selected by hardware connection of the pin 25 (DBUS\_SEL) to 0 V.

Data transmission from a microprocessor to the STW82100B takes place through the 2 wires (SDA and SCL) I<sup>2</sup>C-bus interface. The STW82100B is always a slave device.

The I<sup>2</sup>C-bus protocol defines any device that sends data on to the bus as a transmitter and any device that reads the data as receiver. The device that controls the data transfer is known as the master and the others as slaves. The master always initiates the transfer and provides the serial clock for synchronization.


The STW82100B I<sup>2</sup>C bus supports Fast Mode operation (clock frequency up to 1 MHz).

## 9.1 I<sup>2</sup>C general features

#### 9.1.1 Data validity

Data changes on the SDA line must only occur when the SCL is LOW. SDA transitions while the clock is HIGH identify START or STOP conditions.


#### Figure 14. Data validity waveform





### 9.1.2 START and STOP conditions





#### **START condition**

A START condition is identified by a HIGH to LOW transition of the data bus SDA while the clock signal SCL is stable in the HIGH state. A Start condition must precede any command for data transfer.

#### **STOP condition**


A STOP condition is identified by a transition of the data bus SDA from LOW to HIGH while the clock signal SCL is stable in the HIGH state. A STOP condition terminates communications between the STW82100B and the Bus Master.

#### 9.1.3 Byte format and acknowledge

Every byte (8 bits long) transferred on the SDA line must contain bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

An acknowledge bit indicates a successful data transfer. The transmitter, either master or slave, releases the SDA bus after sending 8 bits of data. During the 9th clock pulse the receiver pulls the SDA low to acknowledge the receipt of 8 bits of data.





Doc ID 018355 Rev 5



#### 9.1.4 Device addressing

To start the communication between the Master and the STW82100B, the master must initiate with a START condition. Following this, the master sends onto the SDA line 8 bits (MSB first) corresponding to the device select address and read or write mode.

The first 7 MSBs are the device address identifier, corresponding to the  $I^2$ C-Bus definition. For the STW82100B the address is set as '1101A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>', 3-bits programmable. The 8th bit (LSB) is the read or write operation bit (the RW bit is set to 1 in read mode and to 0 in write mode).

After a START condition the STW82100B identifies the device address on the bus and, if matched, it acknowledge the identification on SDA bus during the 9th clock pulse.

#### 9.1.5 Single-byte write mode

Following a START condition the master sends a device select code with the RW bit set to 0. The STW82100B gives an acknowledge and waits for the internal sub-address (1 byte). This byte provides access to any of the internal registers.

After reception of the internal byte sub-address the STW82100B again responds with an acknowledge. A single-byte write to sub-address 0x00 would affect DATA\_OUT[47:40], a single-byte write with sub-address 0x04 would affect DATA\_OUT[15:8] and so on.

S	1101A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	0	ack	sub-address byte	ack	data in	ack	Ρ	
---	--	---	-----	---------------------	-----	---------	-----	---	--

#### 9.1.6 Multi-byte write mode

The multi-byte write mode can start from any internal address. The master sends the data bytes and each one is acknowledged. The master terminates the transfer by generating a STOP condition.

The sub-address determines the starting byte. For example, a multi-byte write with subaddress 0x01 and 4 DATA\_IN bytes affects 4 bytes starting at address 0x01 (registers at addresses 0x01, 0x02, 0x03 and 0x04 are modified).

s	1101A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	0	ack	sub-address byte	ack	DATA IN	ack		DATA IN	ack	Р	Ī
---	--	---	-----	---------------------	-----	---------	-----	--	------------	-----	---	---

#### 9.1.7 Current byte address read

In the current byte address read mode, following a START condition, the master sends the device address with the RW bit set to 1 (No sub-address is needed as there is only 1 byte read register). The STW82100B acknowledges this and outputs the data byte. The master does not acknowledge the received byte, but terminates the transfer with a STOP condition.


S 110	1A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	1	ack	DATA OUT	No ack	Р
-------	---	---	-----	----------	--------	---



# 9.2 I<sup>2</sup>C timing specifications

### 9.2.1 Data and clock timing specification

### Figure 17. I<sup>2</sup>C data and clock waveforms




#### Table 15. I<sup>2</sup>C data and clock timing parameters

Symbol	Parameter	Min	Unit
T <sub>cs</sub>	Data to clock set up time	2	
T <sub>ch</sub>	Data to clock hold time	2	ns
T <sub>cwh</sub>	Clock pulse width high	10	115
T <sub>cwl</sub>	Clock pulse width low	5.5	

### 9.2.2 I<sup>2</sup>C START and STOP timing specification








Symbol	Parameter	Min	Unit	
Tstart	Clock to data start time	2	ns	
Tstop	Data to clock down stop time 2			

### Table 16. I<sup>2</sup>C START and STOP timing parameters

### 9.2.3 I<sup>2</sup>C acknowledge timing specification

### Figure 19. I<sup>2</sup>C acknowledge timing waveforms



### Table 17. I<sup>2</sup>C acknowledge timing parameters

Symbol	Parameter	Max	Unit
T <sub>d1</sub>	Ack begin delay	2	20
T <sub>d2</sub>	Ack end delay	2	ns



# 9.3 I<sup>2</sup>C registers

STW82100B has 9 write-only registers and 1 read-only register.

## 9.3.1 I<sup>2</sup>C register summary

The following table gives a short description of the write-only registers list.

Table 18.	I <sup>2</sup> C register list
-----------	--------------------------------

Offset	Register name	Description	Page
0x00	FUNCTIONAL_MODE	Functional mode register	on page 39
0x01	B_COUNTER	B counter register	on page 39
0x02	A_COUNTER	A counter register	on page 40
0x03	REF_DIVIDER	Reference clock divider ratio register	on page 40
0x04	CONTROL	PLL control register	on page 41
0x05	MUTE_&_CALIBRATION	Mute and calibration control register	on page 42
0x06	DAC_CONTROL	DAC control register	on page 42
0x07	MIXER_CONTROL	Mixer control register	on page 43
0x08	IFAMP_LO_CONTROL	IF amplifier LO control register	on page 43
0x09	READ_ONLY_REGISTER	Device ID and calibration status register	on page 44



#### I<sup>2</sup>C register definitions 9.3.2

FUNCTION		DE	Functiona	l mode regi	ster		
7	6	5	4	3	2	1	0
ALC_PD	PKD_EN			PD[4:0]			B11
W	W			W			W
Address:	0x00						
Туре:	W						
Reset:	0x00						
	[7]	ALC_PD: for t	test purpose on	ly must be set to	o '0'. (ALC ON	)	
	[6]	PKD_EN: for t	test purpose on	ly must be set to	o '0'. (Peak det	tector output	on pin 36 OFF)
	[5:1]	the following ta		ifferent functiona	al modes for th	e STW82100	)B according to
		•	,	Mode VCOA (V	COA and RV a		
		•	,	Mode VCOA (V		,	
		•	imal). Diversity	Slave Mode (Ex		,	RX Chain ON;
		00100: (4 deci buffer ON)	imal) Diversity I	Master Mode VC	COA (VCOA, R	X Chain and	LO output
		00101: (5 deci buffer ON)	imal) Diversity N	Master Mode VC	COB (VCOB, R	X Chain and	LO output
		00110: (6 deci input buffer Of	,	O Standard Mo	de (RX Chain	ON; PLL and	I ExtVCO/LO
		•	imal) External L nd LO output bu	O Diversity Mas ffer ON)	ter Mode (RX	Chain ON; PI	LL, ExtVCO/LO
	[0]	B11: B counte	r value (bits B[ <sup>-</sup>	10:0] in the B_C	OUNTER and	A_COUNTE	R registers)

7	6	5	4	3	2	1	0
			B[1	0:3]			
			١	N			
Address:	0x01						
Туре:	W						
Reset:	0x00						
Description:	Most si	gnificant bits	of the B cou	nter value			
	[7:0] <b>E</b>	<b>3[10:3]</b> : B cour	nter value (bit E	311 in the FUN	CTIONAL_MO	DE register, bit	ts B[2:0] in the

B counter register

A\_COUNTER register)



**B\_COUNTER** 

A_COUNTER A counter
---------------------

7	6	5	4	3	2	1	0	
	B[2:0]				A[4:0]			
	W				W			
Address:	0x02	0x02						
Туре:	W							
Reset:	0x00	0x00						
Description:	Least si	gnificant bits	of the B-cou	unter value. A	-counter value	Э.		
[7:5] B[2:0]: B Counter value (bit B11 in the FUNCTIONAL_MODE register, bits B[10:3] in the B_COUNTER register).								
	[4:0] <b>A[4:0]</b> : A counter value							
REF_DIVIDE	R	F	Reference	clock divi	der ratio re	gister		
7	6	5	4	3	2	1	0	
			R[	9:2]				

	W
Address:	0x03
Туре:	W
Reset:	0x00
Description:	Most significant bits of the reference clock divider ratio value.
	[7:0] <b>R[9:2]</b> : Reference clock divider ratio (bits R[1:0] in the <i>CONTROL</i> register)



#### CONTROL

### PLL control register

7	6	5	4	3	2	1	0	
[R1:0]		PLL_	A[1:0]		CPSEL[2:0]		PSC_SEL	
W		١	V		W		W	
Address:	0x04							
Туре:	W	W						
Reset:	0x00							
Description:	Least significant bits of the reference clock divider ratio value and PLL control bits					ontrol bits.		
	<ul> <li>[7:6] <b>R[1:0]</b>: Reference clock divider ratio (bits R[9:2] in the <i>REF_DIVIDER</i> register)</li> <li>[5:4] <b>PLL_A[1:0]</b>: VCO amplitude</li> <li>[3:1] <b>CPSEL[2:0]</b>: Charge Pump output current</li> </ul>							

[0] **PSC\_SEL**: Prescaler Modulus select ('0' for P=16, '1' for P=19)

The LO output frequency is programmed by setting the proper value for A, B and R according to the following formula:

$$F_{LO} = D_R \cdot (B \cdot P + A) \cdot \frac{F_{ref}}{R}$$

where  $\mathsf{D}_\mathsf{R}$  equals 0.5 (VCOs output frequency divided by 2) and P is the selected Prescaler Modulus



					control re	gister	
7	6	5	4	3	2	1	0
CALTYPE	SERCAL	SELEXTCAL	MUTE_EN	MUTE_TYPE	MUTE_LOOUT_EN	MUTE_MIX_EN	MUTE_IFAMP_EN
W	W	W	W	W	W	W	W
Address:	0x05						
Гуре:	W						
Reset:	0x00						
Description:	For tes	st purposes o	nly				
	[6]	CALTYPE: Cal 0: standard cal 1: enhanced ca SERCAL: 1: starts the VC	ibration to optinalibration to ma	mize the phase ximize the $\Delta_{TL}$	<sub>K</sub> range		calibration)
[5] <b>SELEXTCAL</b> : test purpose only; must be set to '0'							
<ul><li>[4] MUTE_EN:</li><li>0: mute function disabled</li><li>1: mute function enabled</li></ul>							
		MUTE_TYPE: on Unlock state		'1' while the m	ute function is	enabled (mute	the IF outpu
	[2] <b>MUTE_LOOUT_EN</b> : To be set to '1' to mute the LO output buffer						
		MUTE_MIX_EI To be set to '1'		r circuitry			
	[0]	MUTE_IFAMP_	_EN: To be set	to '1' to mute t	he IF amplifier	circuitry	
DAC_CON	TROL	I	DAC contr	ol register			
7	6	5	4	3	2	1	0
				[9:2] W			
Address:	0x06						
Туре:	W						
	0×00	0x00					
Reset:	0,00						

MUTE\_&\_CALIBRATION Mute and calibration control register

[7:0] **DAC[9:2]**: DAC input word for DAC current control (bits DAC[1:0] in the *MIXER\_CONTROL* register).

42/67	Doc ID 018355 Rev 5	<b>S7</b>

#### MIXER\_CONTROL Mixed

## Mixer control register

7	6	5	4	3	2	1	0
DAC[1:0]			10:EIXIM			PD_DAC	CAL_AUTOSTART_EN
W			W	1		W	W

Address:	0x07
Туре:	W
Reset:	0x00
Description:	Least significant bits of DAC control word and mixer control bit fields
	[7:6] <b>DAC[1:0]</b> : DAC input word for DAC current control (bits DAC[9:2] in the <i>DAC_CONTROL</i> register)

- [5:2] MIX[3:0]: Mixer bias control value
  - [1] **PD\_DAC**: DAC power down
  - [0] **CAL\_AUTOSTART\_EN**: VCO calibration auto-restart enable ('1' active), permits to automatically restart the VCO calibration procedure in case of PLL unlock

#### IFAMP\_LO\_CONTROL IF amplifier LO control register

7	6	5	4	3	2	1	0
IFAM	IP[1:0]		CAP[2:0]		LO_A	[1:0]	LPMUX_EN
١	W		W		W	W	

Address:	0x08
Туре:	W
Reset:	0x00
	[7:6] <b>IFAMP[1:0]</b> : power consumption/linearity control
	[5:3] CAP[2:0]: Tuning capacitors control
	[2:1] LO_A[1:0]: LO amplitude control

[0] LPMUX\_EN: for test purpose only (low power mode for MUX). Must be set to '0'



## **READ-ONLY REGISTER** Device ID and calibration status register

7	6	5	4	4 3 2 1										
ID[1:0	]	LOCK_DET			INTCAL[4:0]									
R		R			R									
Address:	0x09													
Туре:	R	R												
Reset:	0x00	0x00												
Description:	This re	This register is automatically addressed in the 'current byte address read mode'												
	[7:6]	[7:6] <b>ID[1:0]</b> : device identification '00' for STW82100B												
	[5] <b>L</b>	[5] LOCK_DET: '1' when PLL is locked												
	[4:0] <b>I</b>	[4:0] INTCAL[4:0]: internal value of the VCO calibration control word												

44/67



## 9.4 Device calibration through the I<sup>2</sup>C interface

### 9.4.1 VCO calibration procedure (I<sup>2</sup>C interface)

The calibration of the VCO center frequency is activated by setting the SERCAL bit of the MUTE & CALIBRATION register to '1'.

To program the device ensuring a correct VCO calibration, the following procedure is required before every channel change:

- Program all the Registers using a multi-byte write sequence with the desired setting:
- Functional Mode
- B and A counters
- R counter
- VCO amplitude
- Charge Pump
- Prescaler Modulus
- DAC

1.

- Mixer and LO Control
- all bits of the MUTE & CALIBRATION Register (0x05) set to '0'.
- 2. Program the MUTE & CALIBRATION register using a single-byte write sequence (subaddress 0x05) with the SERCAL bit set to '1'.

The maximum allowed PFD frequency ( $F_{PFD}$ ) to perform the calibration process is 1 MHz. If the desired  $F_{PFD}$  is higher than 1 MHz the following steps are needed:

- Perform all the step of the above calibration procedure programming the desired VCO frequency with a proper setting of R, B and A counter so that F<sub>PFD</sub> results lower than 1 MHz.
- 4. Once calibration is completed, program all the Registers by using a multi-byte write sequence (Functional Mode, B and A counters, R counter, VCO amplitude, Charge Pump, Prescaler Modulus, DAC, Mixer and LO Control) with the proper settings for the desired VCO and PFD frequencies.

#### 9.4.2 Power ON sequence (I<sup>2</sup>C interface)

At power-on the device is configured in power-down mode.

In order to guarantee correct setting of the internal circuitry after the power on, the following steps must be followed:


- 1. Power up the device
- 2. Provide the Reference clock
- 3. Implement the first programming sequence with a proper delay time between the STOP condition of the multi-byte write sequence and that of the single-byte write sequence (see *Figure 20*). The T<sub>delay</sub> value must respect the following condition:

$$T_{delay} > 1023 \times \frac{1}{F_{ref}}$$

F<sub>ref</sub> is the reference clock frequency.







## 9.4.3 VCO calibration auto-restart procedure (I<sup>2</sup>C interface)

The VCO calibration auto-restart feature is enabled in two steps:

- 1. Set the desired frequency ensuring VCO calibration procedure as described above (*Section 9.4.1*).
- 2. Program the MIXER\_CONTROL register (sub-address 0x07) using a single-byte write sequence with the CAL\_AUTOSTART\_EN bit set to '1' while keeping the others unchanged.



## 10 SPI digital interface

### 10.1 SPI general features


The SPI digital interface is selected by hardware connection of the pin 25 (DBUS\_SEL) to 3.3 V.

The STW82100B IC is programmed by means of a high-speed serial-to-parallel interface with write option only. The 3-wires bus can be clocked at a frequency as high as 100 MHz to allow fast programming of the registers containing the data for RF IC configuration.

The programming of the chip is done through serial words with whole length of 26 bits. The first 2 MSB represent the address of the registers. The others 24 LSB represent the value of the registers.

Each data bit is stored in the internal shift register on the rising edge of the CLOCK signal.

On the **rising edge** of the LOAD signal the outputs of the selected register are sent to the device.



#### Figure 21. SPI input and output bit order

#### Figure 22. SPI data structure

MSB																									LSB
Addr	ess										C	)ata fo	or regi	ster (2	24 bits	5)									
A1	A0	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
																				Not	e: MS	SB is s	sent fil	rst	

### Table 19. Address decoder and outputs

Add	Iress				Outputs
A1	A0	DATABITS D23-D0	No	Name	Function
0	0	24	0	ST1	DAC, Mixer, Tuning capacitors, LO_amplitude
0	1	24	1	ST2	Reference divider, VCO amplitude, VCO Calibration, Charge Pump current, Prescaler Modulus, Mute functions
1	0	24	2	ST3	Functional modes, VCO dividers
1	1	24	3	ST4	Reserved


48/67



## 10.2 SPI timing specification

### 10.2.1 Data, clock and load timing

#### Figure 23. SPI timing waveforms



#### Table 20. SPI timing parameters

Parameter	Description	Min.	Тур.	Max.	Unit
t <sub>setup</sub>	DATA to CLOCK setup time	1	-	-	ns
t <sub>hold</sub>	DATA to clock hold time	0.5	-	-	ns
t <sub>clk</sub>	CLOCK cycle period	10	-	-	ns
t <sub>load</sub>	LOAD pulse width	3	-	-	ns
t <sub>clk_loadr</sub>	CLOCK to LOAD rising edge	0.6	-	-	ns
t <sub>clk_loadf</sub>	CLOCK to LOAD falling edge	2.5	-	-	ns



### 10.3 SPI registers

#### 10.3.1 SPI register summary

#### Table 21. SPI register list

Offset	Register name	Description	Page
0x00	ST1	SPI register 1	on page 50
0x01	ST2	SPI register 2	on page 51
0x10	ST3	SPI register 3	on page 52

### 10.3.2 SPI register definitions

0x00

#### ST1

#### **SPI register 1**

23	2	2	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						DAC[9:0]							WIX[3:0]		PWD_DAC	CAL_AUTOSTART_EN		IF[1:0]		CAP[2:0]				LPMUX_EN
					۷	N						N	N		W	w	١	N		W		٧	V	W
Ad	dre	SS	:		0x	00																		
Ту	be:				W																			

Reset:

- [23:14] **DAC[9:0]**: DAC input word
- [13:10] **MIX[3:0]**: Mixer bias control
  - [9] **PWD\_DAC**: DAC power down
  - [8] CAL\_AUTOSTART\_EN: VCO calibration auto-restart enable
  - [7:6] IF[1:0]: Power consumption/linearity control
  - [5:3] CAP[2:0]: Tuning capacitors control
  - [2:1] LO\_A[1:0]: LO amplitude control
    - [0] LPMUX\_EN: For test purpose only. Must be set to '0'



#### STW82100B

## ST2

## SPI register 2

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ы.								CPSEL[2:0]		PSC_SEL	CAL_TYPE	SERCAL	SELEXTCAL	MUTE_EN	MUTE_TYPE	MUTE_LOOUT_EN	MUTE_MIX_EN	MUTE_IFAMP_EN
				١	N					v	V		W		W	W	W	W	W	W	W	W	W
Addr	ess	:		0x	01																		
Туре	:			W																			
Rese	et:			0x	00																		
				[23:	14] I	R[9:0	]: Re	ferer	ice c	lock (	divid	er rat	io										
				[13:	12] I	PLL_	A[1:0	<b>)</b> ]: V0	CO a	mplit	ude	contr	ol										
				[11	:9] (	CPSE	L[2:	0]: C	harg	e pur	np o	utput	curre	ent co	ontro	I							
					[8] I	PSC_	SEL	Pre	scale	er mo	dulu	s sele	ect ('0	)' for	P=1	6, '1'	for P	=19)					
					(	<ul> <li>CAL_TYPE: Calibration algorithm selection</li> <li>0: standard calibration to optimize the phase noise versus temperature</li> <li>1: enhanced calibration to maximize the ∆TLK range</li> </ul>																	
						SERCAL: at '1' starts the VCO auto-calibration (automatically reset to '0' at the end of calibratic												tion)					
					[5]	SELE	хтс	AL: t	est p	urpo	se o	nly. N	lust b	oe se	t to '	<b>)</b> '							
					(	<ul> <li>SELEXTCAL: test purpose only. Must be set to '0'</li> <li>MUTE_EN:</li> <li>0: mute function disabled</li> <li>1: mute function enabled</li> </ul>																	
						] <b>MUTE_TYPE</b> : must be set to '1' while the mute function is enabled (mute the IF output on Unlock state)																	
						MUTE To be	_		_		ne LC	) out	out bi	uffer									
						MUTE To be				ute th	ne Mi	xer c	ircuit	ry									
						To be set to '1' to mute the Mixer circuitry <b>MUTE_IFAMP_EN</b> : To be set to '1' to mute the IF amplifier circuitry																	



### ST3

SPI register 3

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ALC_PD	PKD_EN			PD[4:0]									[0:11]a								A[4:0]		
W	W			W								١	N								W		
Add	ress	:		0x	10																		
Туре	e:			W																			
Res	et:			0x	00																		
				[2	23]	ALC_	PD: <sup>-</sup>	Test	purp	ose (	only;	must	be se	et to	'0' (A	LC C	DN)						
				[2	22] <b>F</b>	PKD_	EN: f	or te	st pi	urpos	se on	ly; m	ust be	e set	to '0'	I							
				[21:1	7] <b>F</b>	PD[4:	0]:																
	00000: (0 decimal) Power down mode																						
					(	00001	: (1 c	lecir	nal) :	Stand	dard I	Mode		DA (V	/COA	and	RX (	chair	ON)	)			
					(	00010	): (2 c	lecir	nal) :	Stand	dard I	Mode	VCC	)B (V	COE	3 and	RX	chair	n ON)	)			
						00011 ntern					rsity : )	Slave	Mod	e (E	xtVC	O/LC	) inpu	ıt buf	fer a	nd R	X Cha	ain O	N;
						0100 Duffer		lecin	nal)	Diver	sity N	/laste	er Mo	de V	COA	(VC	DA, F	X C	hain	and l	-0 oi	utput	
						0101 ouffer	•	lecir	nal)	Diver	sity N	/laste	er Mo	de V	СОВ	(VC	OB, F	RX C	hain	and l	-0 ol	utput	
						)0110 nput				Exter	nal L	O St	andaı	rd Mo	ode (	RX C	hain	ON;	PLL	and	ExtV	CO/L	0
							•				nal L ut but			/ Ma	ster N	Node	(RX	Chai	in ON	I; PL	L, Ext	tVCC	)/LO
				[16	:5] <b>E</b>	B[11:	<b>0]</b> : B	cour	nter I	oits													
				[4	:0]	<b>\[4:0</b> ]	]: A C	oun	ter E	Bits													



## 10.4 Device calibration through the SPI interface

#### 10.4.1 VCO calibration procedure (SPI interface)

The calibration of the VCO center frequency is activated by setting to '1' the SERCAL bit (ST2 Register bit [6]).

In order to program properly the device while ensuring the VCO calibration, the following procedure is required before every channel change:

- 1. Program the ST1 Register with the desired setting (DAC, Mixer, LO Control)
- 2. Program the ST3 Register with the desired setting (Functional mode, B and A counters)
- 3. Program the ST2 Register with the desired setting (R counter, VCO amplitude, Charge Pump, Prescaler Modulus) and SERCAL bit set to '1'

The maximum allowed PFD frequency ( $F_{PFD}$ ) to perform the calibration process is 1 MHz; if the desired  $F_{PFD}$  is higher than 1 MHz the following steps are needed:

- Perform all the steps of the above calibration procedure programming the desired VCO frequency with a proper setting of R, B and A counter so that F<sub>PFD</sub> results lower than 1 MHz.
- 5. Once calibration is completed program the device with the proper setting for the desired VCO and PFD frequencies according to the following steps:
  - a) Program the ST3 Register with the desired setting (Functional mode, B and A counters)
  - b) Program the ST2 Register with the desired setting (R counter, VCO amplitude, Charge Pump, Prescaler Modulus) with the SERCAL bit set to '0'.

#### 10.4.2 Power ON sequence (SPI interface)

At power-on the device is configured in power-down mode.

In order to guarantee correct setting of the internal circuitry after the power on, the following steps must be followed:


- 1. Power up the device
- 2. Provide the reference clock
- 3. Implement the first programming sequence with a proper delay time between the ST3 and ST2 load rising edges (see *Figure 24*). The T<sub>delay</sub> value must respect the following condition:

$$T_{delay} > 1023 \times \frac{1}{F_{ref}}$$

 $\ensuremath{\mathsf{F}_{\mathsf{ref}}}$  is the reference clock frequency.







### 10.4.3 VCO calibration auto-restart procedure (SPI interface)


The VCO calibration auto-restart feature is enabled in two steps:


- 1. Set the desired frequency ensuring VCO calibration as described in *Section 10.4.1*.
- 2. Program the ST1 register with the CAL\_AUTOSTART\_EN bit set to '1' while keeping unchanged the others.



# **11** Application information

## 11.1 Application circuit







S	т٧	V8	21	00	в
v				υu	

Designation	Quantity	Description	Supplier			
C1, C15	2	4.7 µF capacitors COG (0402)				
C2, C11	2	1 nF capacitors COG (0402)				
C3	1	10 pF capacitor COG (0402)				
C4,C5	2	3.6 pF capacitors COG (0402)				
C6, C7, C19	3	6.8 pF capacitors COG (0402)				
C8	1	270 pF capacitor COG (0402)	Murata Manufacturing Co. 1 td			
C9	1	2.7 nF capacitor COG (0402)	Murata Manufacturing Co., Ltd			
C10	1	68 pF capacitor COG (0402)				
C12, C13, C14	3	15 pF capacitors COG (0402)				
C16	1	100 nF capacitor COG (0402)				
C17	1	100 pF capacitor COG (0402)				
C18	1	180 pF capacitor COG (0402)				
R1, R8, R9, R10	4	100 Ohm resistors (0402)	-			
R2, R3, R7	3	51 Ohm resistors (0402)	-			
R4	1	2.2 kohm resistor (0402)	-			
R5	1	8.2 kohm resistor (0402)	-			
R6	1	4.7 kohm resistor (0402)	-			
U1	1	Balun JTI - 2450BL15B100				
U2	1	Balun JTI - 1600BL15B100	JOHANSON TECHNOLOGY			
U3	1	Balun ADT4-5WT	Mini Circuits			
X1, X8	2	3.3 nH inductors CS (0402)	Coilcraft, Inc			
X2	1	1.2 pF capacitor COG (0402)	Murata Manufacturing Co., Ltd			
Х3	1	0 Ohm resistor (0402)	-			
X4	0	NC	-			
X5	1	1.6 pF capacitor COG (0402)	Murata Manufacturing Co., Ltd			
X6	1	3.9 nH inductor CS (0402)	Coilcraft, Inc			
Х7	1	2 pF capacitor COG (0402)	Murata Manufacturing Co., Ltd			
_1, L2 2		3.7 nH inductors HQ (0402)	Colleroft Inc			
L3, L4	2	220 nH inductors CS (1206)	Coilcraft, Inc			

Table 22. Application circuit component values

Note: 1 For optimum performance a low-noise 3.3 V power supply must be used.

2 The 3.3 V and 5 V power supplies are split in order to maximize the isolation between RF, LO, IF and digital sections.




## 11.2 Standard Mode Operation

The STW82100B can be used in Standard Mode for both RX path and TX observation path (RX Chain ON and Synthesizer ON).

In such a case the 10-bit internal DAC can drive an external PIN diode attenuator in order to calibrate the signal level at the input of the device.

Figure 26. Standard mode operation





## 11.3 Diversity mode operation with same LO frequency

The STW82100B supports the Diversity mode with the same LO frequency by using one STW82100B in Master Mode (RX Chain ON, Synthesizer ON and LO output buffer ON) and the other in Slave Mode (RX Chain ON, Synthesizer OFF and EXT VCO/LO buffer ON). This operation mode is suitable for antenna diversity.




Figure 27. Diversity mode operation with same LO frequencies

58/67



## **11.4** Diversity mode operation with different LO frequencies

The STW82100B is particularly suitable for Diversity schemes using different LO frequencies such as the Interferer Diversity. In these schemes two STW82100Bs are used, each one set in Standard Mode and with different LO frequencies.




Figure 28. Diversity mode operation with different LO frequencies



## 11.5 External VCO standard mode operation

The STW82100B can be used in Ext VCO Mode for both RX path and TX observation path (RX Chain ON, Synthesizer ON, EXT VCO/LO buffer ON and with an external VCO).

In such a case the 10-bit internal DAC can drive an external PIN diode attenuator in order to calibrate the signal level at the input of the device.




Figure 29. External VCO standard mode operation



## 11.6 External VCO diversity mode operation with same LO

The STW82100B can be used in Diversity mode using one STW82100B in Master Mode (RX Chain ON, Synthesizer ON, EXT VCO/LO buffer ON, LO output buffer ON and with an external VCO) and the other one in Slave Mode (RX Chain ON, Synthesizer OFF and EXT VCO/LO buffer ON).




Figure 30. External VCO diversity mode operation with same LO

57

## 12 Evaluation kit

An evaluation kit can be delivered upon request, including the following:

- Evaluation board
- GUI (graphical user interface) to program the device
- PLLSim software for PLL loop filter design and noise simulation

When ordering, please specify the following order code:

Table 23.	Evaluation	kit	order	code


Part number	Description
STW82100B-EVB	STW82100B evaluation kit, 1.6 to 2.4 GHz RF frequency range



## 13 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.







	Dimensions in mm			
Symbol -	Min	Тур	Мах	
A	0.80	0.90	1.00	
A1	-	0.02	0.05	
A2	-	0.65	1.00	
A3	-	0.200	-	
b	0.18	0.25	0.30	
D	6.85	7.00	7.15	
D1	-	6.750	-	
D2	3.80	3.90	4.00	
D3	-	4.90	-	
E	6.85	7.00	7.15	
E1	-	6.750	-	
E2	3.80	3.90	4.00	
E3	-	4.90	-	
e	-	0.50	-	
L	0.35	0.55	0.75	
P	-	-	0.60	
K (degree)	-	-	12	
ddd	-	-	0.08	

Table 24.	VFQFPN-44	package	dimensions
-----------	-----------	---------	------------

Note:

1 VFQFPN stands for Thermally Enhanced Very thin Fine pitch Quad Flat Package No lead. Very thin: A=1.00 Max.

2 Details of terminal 1 identifier are optional but must be located on the top surface of the package by using either a mold or marked features.



# 14 Revision history

Date	Revision	Changes
14-Jan-2011	1	First release
07-Mar-2011	2	Corrected cover-page description paragraph tag <i>Table 11</i> and <i>Table 12</i> : – corrected introductory sentence – aligned titles with corporate rules
29-Jun-2011	3	Corrected RF range on cover page and in <i>Table 6: Down converter mixer and</i> <i>IF amplifier electrical characteristics</i> Updated description of bitfield MUTE_TYPE in <i>Mute and calibration control</i> <i>register</i> Removed Section 4.4.1: Default configuration Added Section 9.4.2: Power ON sequence (I2C interface) Updated Figure 23: SPI timing waveforms Updated Table 20: SPI timing parameters Updated description of bitfield MUTE_TYPE in SPI register 2 Updated description of bitfield PD[4:0] in SPI register 3 Removed Section 5.4.1: Default configuration Added Section 10.4.2: Power ON sequence (SPI interface)
10-Jan-2012	4	<ul> <li>Removed 'Preliminary Data' tags from cover page.</li> <li>Table 3 moved to new Section 3: Absolute maximum ratings</li> <li>Section 2.1 becomes Section 4: Operating conditions</li> <li>Secction 2.2 becomes Section 5: Test conditions</li> <li>Section 2.3 becomes Section 6: Electrical characteristics</li> <li>Table 3: Absolute maximum ratings pins 31 and 32 changed from 0.7 to 0.8 kV</li> <li>ESD rating.</li> <li>Table 4: Operating conditions updated current consumption: <ul> <li>I<sub>CC3.3V</sub>. Updated typical values for Diversity Master mode and external VCO diversity master mode. Added maximum values.</li> <li>I<sub>CC5V</sub>. Added maximum values.</li> </ul> </li> <li>Section 6: Electrical characteristics. Added note about Vsupply, RF frequency range, ambient temperature and RF power conditons.</li> <li>Table 6: Down converter mixer and IF amplifier electrical characteristics : <ul> <li>added Max value for CG</li> <li>added Min values for IIP3</li> <li>modified typical value of nFRF-nFL0 at 3FRF-3FL0 FRFin = -5 dBm, FIF = 150 MHz condition.</li> <li>modified IF<sub>RL</sub> typical value</li> <li>modified ICC<sub>MD</sub> typical value on 3.3 V supply (pin 41, 42)</li> </ul> </li> </ul>

Table 25. Document revision history



Date	Revision	Changes	
10-Jan-2012	4	Table 8: Integer-N synthesizer electrical characteristics updated: $- K_{VCOA}$ and $K_{VCOB}$ value $- \Delta T_{LK}$ split into $\Delta T_{LK A}$ and $\Delta T_{LK B}$ (for VCOA and VCOB). Specified as maximum values. $- I2_{LOBUF}$ , $I_{LOBUF}$ , $I_{PLL}$ and $I_{PRE}$ values $- Added$ table footnote 4 <i>Table 9: Phase noise performance</i> updated values of: $-$ Integrated Phase Noise (single sided) 100 Hz to 40 MHz $-$ LOA open-loop phase noise @ 1 kHz and 10 kHz $-$ LOB open-loop phase noise @ 1 kHz and 100 kHzAdded Section 7: Typical performance characteristics.Modified sub-sections; $-$ VCO frequency calibration $-$ VCO calibration auto-restart featureUpdated description of bitfield CALTYPE in registers $-$ MUTE_&_CALIBRATION $-$ ST2Added Section 12: Evaluation kit.	
10-May-2012	5	Corrected RF range lower value on cover page. Replaced occurrences of 'STI register' with 'SPI register' in section headers: - Section 10.3: SPI registers - Section 10.3.1: SPI register summary - Section 10.3.2: SPI register definitions.	

### Table 25. Document revision history (continued)



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

