

THERMAL RESISTANCE RATINGS								
Parameter		Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient (MOSFET) ^{b, d}	t ≤ 5 s	R _{thJA}	62	74				
Maximum Junction-to-Foot (Drain) (MOSFET)	Steady State	R_{thJF}	32	40	°C/W			
Maximum Junction-to-Ambient (Schottky)b, e	t ≤ 5 s	R_{thJA}	77	95	C/ VV			
Maximum Junction-to-Foot (Drain) (Schottky)	Steady State	R_{thJF}	33	40				

Notes:

- a. Based on T_C = 25 °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c.t = 5 s
- d. Maximum under steady state conditions is 115 °C/W.
- e. Maximum under steady state conditions is 130 °C/W.
- f. Package limited.
- g. See Solder Profile (www.vishay.com/doc?73257). The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed an is not required to ensure adequate bottom side soldering interconnection.
- h. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.

Parameter Sys		Symbol Test Conditions			Max.	Unit	
Static						,	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	- 20			V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = - 250 μA		- 20		mV/°0	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = - 250 μA		3			
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	- 0.6		- 1.5	V	
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			± 100	nA	
Zana Oata Wallana Busin Ouwant	I _{DSS}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	-1		- 1		
Zero Gate Voltage Drain Current		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			- 10	μΑ	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \le 5 \text{ V}, V_{GS} = -10 \text{ V}$	- 15			Α	
	R _{DS(on)}	V _{GS} = - 10 V, I _D = - 3.7 A		0.070	0.084	Ω	
Drain-Source On-State Resistance ^a		V _{GS} = - 4.5 V, I _D = - 3.2 A		0.090	0.108		
		V _{GS} = - 2.5 V, I _D = - 2.5 A		0.140	0.175		
Forward Transconductance ^a	9 _{fs}	V _{DS} = - 10 V, I _D = - 3.7 A		6		S	
Dynamic ^b							
Input Capacitance	C _{iss}			330		pF	
Output Capacitance	C _{oss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		80			
Reverse Transfer Capacitance	C _{rss}			57			
Tabal Oata Obarra	Q _g	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -3.7 \text{ A}$		8	12	nC	
Total Gate Charge				4	6		
Gate-Source Charge		$V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_{D} = -3.7 \text{ A}$		0.8			
Gate-Drain Charge	Q _{gd}			1.4		1	
Gate Resistance	R _g	f = 1 MHz	1.2	6	12	Ω	
Turn-On Delay Time	t _{d(on)}			3	6		
Rise Time	t _r	$V_{DD} = -10 \text{ V}, R_{L} = 3.4 \Omega$		10	20	ne	
Turn-Off DelayTime	t _{d(off)}	$I_{D} \cong -2.9 \text{ A}, V_{GEN} = -10 \text{ V}, R_{g} = 1 \Omega$		16	24		
Fall Time	t _f			8	15		
Turn-On Delay Time	t _{d(on)}			18	27	ns	
Rise Time	t _r	V_{DD} = - 10 V, R_L = 3.4 Ω		40	60		
Turn-Off DelayTime	t _{d(off)}	$I_{\rm D} \cong -2.9 {\rm A}, {\rm V}_{\rm GEN} = -4.5 {\rm V}, {\rm R}_{\rm g} = 1 {\rm \Omega}$		18	27		
Fall Time	t _f			10	15		





SPECIFICATIONS T _J = 25 °C, unless otherwise noted									
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit			
Drain-Source Body Diode Characteristics									
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			- 1.2	Α			
Pulse Diode Forward Current	I _{SM}				- 15	^			
Body Diode Voltage	V_{SD}	I _S = - 2.9 A, V _{GS} = 0 V		- 0.75	- 1.2	V			
Body Diode Reverse Recovery Time	t _{rr}			23	35	ns			
Body Diode Reverse Recovery Charge	Q_{rr}	I _E = - 2.9 A, dl/dt = 100 A/μs, T _{.1} = 25 °C		14	21	nC			
Reverse Recovery Fall Time	t _a	1		11		ns			
Reverse Recovery Rise Time	t _b			12		110			

Notes:

a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.

b. Guaranteed by design, not subject to production testing.


Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
V-	I _F = 1 A		0.42	0.50	V	
V F	I _F = 1 A, T _J = 125 °C		0.36	0.43		
	V _r = 5 V		0.015	0.08		
	V _r = 5 V, T _J = 85 °C		0.50	5.00		
I _{rm}	V _r = 20 V		0.02	0.10	mA	
	$V_r = 20 \text{ V}, T_J = 85 ^{\circ}\text{C}$		0.7	7.00		
	V _r = 20 V, T _J = 125 °C		5	50	1	
Ст	V _r = 10 V		60		pF	
	V _F	$V_{F} \qquad \begin{array}{c} I_{F} = 1 \text{ A} \\ I_{F} = 1 \text{ A}, T_{J} = 125 ^{\circ}\text{C} \\ V_{r} = 5 \text{ V} \\ V_{r} = 5 \text{ V}, T_{J} = 85 ^{\circ}\text{C} \\ V_{r} = 20 \text{ V}, T_{J} = 85 ^{\circ}\text{C} \\ V_{r} = 20 \text{ V}, T_{J} = 125 ^{\circ}\text{C} \\ \end{array}$	$V_{F} \qquad \begin{array}{c} I_{F} = 1 \text{ A} \\ I_{F} = 1 \text{ A}, \ T_{J} = 125 \text{ °C} \\ V_{r} = 5 \text{ V} \\ V_{r} = 5 \text{ V}, \ T_{J} = 85 \text{ °C} \\ V_{r} = 20 \text{ V} \\ V_{r} = 20 \text{ V}, \ T_{J} = 85 \text{ °C} \\ V_{r} = 20 \text{ V}, \ T_{J} = 125 \text{ °C} \\ \end{array}$	$V_{F} \begin{tabular}{c} I_{F} = 1 \ A \\ I_{F} = 1 \ A, \ T_{J} = 125 \ ^{\circ}\text{C} \\ V_{r} = 5 \ V \\ V_{r} = 5 \ V, \ T_{J} = 85 \ ^{\circ}\text{C} \\ V_{r} = 20 \ V, \ T_{J} = 85 \ ^{\circ}\text{C} \\ V_{r} = 20 \ V, \ T_{J} = 125 \ ^{\circ}\text{C} \\ \hline \end{tabular}$	$V_F \begin{tabular}{c ccccc} $I_F = 1 \ A$ & 0.42 & 0.50 \\ \hline $I_F = 1 \ A$, $T_J = 125 \ ^{\circ}$C & 0.36 & 0.43 \\ \hline $V_r = 5 \ V$ & 0.015 & 0.08 \\ \hline $V_r = 5 \ V$, $T_J = 85 \ ^{\circ}$C & 0.50 & 5.00 \\ \hline $V_r = 20 \ V$, $T_J = 85 \ ^{\circ}$C & 0.7 & 7.00 \\ \hline $V_r = 20 \ V$, $T_J = 125 \ ^{\circ}$C & 5 & 50 \\ \hline \end{tabular}$	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Document Number: 68920 S10-0548-Rev. B, 08-Mar-10

VISHAY

MOSFET TYPICAL CHARACTERISTICS $T_A = 25~^{\circ}C$, unless otherwise noted



Q_g - Total Gate Charge (nC)

Gate Charge


T_J - Junction Temperature (°C)

On-Resistance vs. Junction Temperature







MOSFET TYPICAL CHARACTERISTICS $T_A = 25~^{\circ}C$, unless otherwise noted




Soure-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient





* V_{GS} > minimum V_{GS} at which R_{DS(on)} is specified

Safe Operating Area, Junction-to-Case




MOSFET TYPICAL CHARACTERISTICS $T_A = 25~^{\circ}C$, unless otherwise noted





Current Derating*

Power Derating, Junction-to-Foot




Power Derating, Junction-to-Ambient


^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



MOSFET TYPICAL CHARACTERISTICS T_A = 25 $^{\circ}C,$ unless otherwise noted




Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Foot


VISHAY

SCHOTTKY TYPICAL CHARACTERISTICS $T_A = 25~^{\circ}\text{C}$, unless otherwise noted




Reverse Current vs. Junction Temperature






Forward Diode Voltage




Single Pulse Power, Junction-to-Ambient

SCHOTTKY TYPICAL CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Foot


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg268920.



1206-8 ChipFET®







DETAIL X

NOTES:

- 1. All dimensions are in millimeaters.
- 2. Mold gate burrs shall not exceed 0.13 mm per side.
- Leadframe to molded body offset is horizontal and vertical shall not exceed
- 4. Dimensions exclusive of mold gate burrs.
- 5. No mold flash allowed on the top and bottom lead surface.


	MILLIMETERS			INCHES			
Dim	Min	Nom	Max	Min	Nom	Max	
Α	1.00	-	1.10	0.039	-	0.043	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.1	0.15	0.20	0.004	0.006	0.008	
с1	0	_	0.038	0	-	0.0015	
D	2.95	3.05	3.10	0.116	0.120	0.122	
Е	1.825	1.90	1.975	0.072	0.075	0.078	
E ₁	1.55	1.65	1.70	0.061	0.065	0.067	
е	0.65 BSC			0.0256 BSC			
L	0.28	-	0.42	0.011	-	0.017	
S	0.55 BSC			0.022 BSC			
7	5°Nom			5°Nom			
ECN: C-03528—Rev. F, 19-Jan-04 DWG: 5547							

Document Number: 71151 www.vishay.com

15-Jan-04



RECOMMENDED MINIMUM PADS FOR 1206-8 ChipFET®



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOT

Ш

Legal Disclaimer Notice



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2017 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED