SEMICONDUCTOR TM

February 1984 Revised October 1999

MM74HC4049 • MM74HC4050 Hex Inverting Logic Level Down Converter • Hex Logic Level Down Converter

General Description

The MM74HC4049 and the MM74HC4050 utilize advanced silicon-gate CMOS technology, and have a modified input protection structure that enables these parts to be used as logic level translators which will convert high level logic to a low level logic while operating from the low logic supply. For example, 0–15V CMOS logic can be converted to 0–5V logic when using a 5V supply. The modified input protection has no diode connected to V_{CC}, thus allowing the input voltage to exceed the supply. The lower zener diode protects the input from both positive and negative static voltages. In addition each part can be used as a sim-

ple buffer or inverter without level translation. The MM74HC4049 is pin and functionally compatible to the CD4049BC and the MM74HC4050 is compatible to the CD4050BC

Features


- Typical propagation delay: 8 ns
- Wide power supply range: 2V–6V
- Low quiescent supply current: 20 μA maximum (74HC)
- Fanout of 10 LS-TTL loads


Ordering Code:

Order Number	Package Number	Package Description
MM74HC4049M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4049SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4049MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153. 4.4mm Wide
MM74HC4049N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74HC4050M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC4050SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4050MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153. 4.4mm Wide
MM74HC4050N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams





© 1999 Fairchild Semiconductor Corporation DS005214

(Note 2)

Absolute Maximum Ratings(Note 1)

Recommended	Operating
Conditions	-

Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	-1.5 to +18V
DC Output Voltage (V _{OUT})	–0.5 to V_{CC} +0.5V
Clamp Diode Current (I _{ZK} , I _{OK})	–20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V _{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input Voltage	0	15	V
(V _{IN})			
DC Output Voltage	0	V_{CC}	V
(V _{OUT})			
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.


DC Electrical Characteristics (Note 4)

Parameter	Conditions	Vaa	T _A =	25°C	$T_A = -40^{\circ}C$ to $85^{\circ}C$	$T_{A} = -55^{\circ}C$ to $125^{\circ}C$	Units
Farameter	Conditions	VCC	Тур		Guaranteed L	imits	Units
Minimum HIGH Level Input		2.0V		1.5	1.5	1.5	V
Voltage		4.5V		3.15	3.15	3.15	V
		6.0V		4.2	4.2	4.2	V
Maximum LOW Level Input		2.0V		0.5	0.5	0.5	V
Voltage		4.5V		1.35	1.35	1.35	V
		6.0V		1.8	1.8	1.8	V
Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
		4.5V	4.5	4.4	4.4	4.4	V
		6.0V	6.0	5.9	5.9	5.9	V
	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	$ I_{OUT} \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
	$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
		4.5V	0	0.1	0.1	0.1	V
		6.0V	0	0.1	0.1	0.1	V
	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	$ I_{OUT} \le 4 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
	$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
	V _{IN} = 15V	2.0V		±0.5	±5	±5	μA
Maximum Quiescent Supply	$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μA
Current	$I_{OUT} = 0 \ \mu A$						
	Voltage Maximum LOW Level Input Voltage Minimum HIGH Level Output Voltage Maximum LOW Level Output Voltage Maximum Input Current Maximum Input Current	$\begin{tabular}{ c c c c } \hline Minimum HIGH Level Input Voltage & & & & & & & & & & & & & & & & & & &$	$\begin{tabular}{ c c c c } \hline Minimum HIGH Level Input Voltage & 2.0V \\ \hline Maximum LOW Level Input Voltage & 4.5V \\ \hline Maximum LOW Level Input Voltage & 4.5V \\ \hline Minimum HIGH Level & V_{IN} = V_{IH} \text{ or } V_{IL} \\ \hline Output Voltage & V_{IN} = V_{IH} \text{ or } V_{IL} \\ \hline I_{IOUT} \leq 20 \ \mu\text{A} & 2.0V \\ \hline 4.5V \\ \hline 6.0V \\ \hline V_{IN} = V_{IH} \text{ or } V_{IL} \\ \hline I_{IOUT} \leq 4.0 \ \mu\text{A} & 4.5V \\ \hline I_{IOUT} \leq 5.2 \ \mu\text{A} & 6.0V \\ \hline Maximum LOW Level & V_{IN} = V_{IH} \text{ or } V_{IL} \\ \hline I_{IOUT} \leq 5.2 \ \mu\text{A} & 6.0V \\ \hline Maximum LOW Level & V_{IN} = V_{IH} \text{ or } V_{IL} \\ \hline Output Voltage & I_{IOUT} \leq 20 \ \mu\text{A} & 2.0V \\ \hline Maximum Input Current & V_{IN} = V_{CC} \ or \ GND & 6.0V \\ \hline Maximum Quiescent Supply & V_{IN} = V_{CC} \ or \ GND & 6.0V \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c } \hline Parameter & Conditions & V_{CC} & \hline Typ \\ \hline \hline \end{tabular} \hline \end{tabular} \\ \hline \end{tabular} \hline \end{tabular} \\ \hline tabula$	$ \begin{array}{ c c c c c } \hline \mbox{Wainum HIGH Level Input} \\ \mbox{Voltage} & 2.0V & 1.5 \\ \mbox{A.5V} & 4.5V & 3.15 \\ \mbox{6.0V} & 4.2 \\ \mbox{A.5V} & 6.0V & 4.2 \\ \mbox{Maximum LOW Level Input} \\ \mbox{Voltage} & 2.0V & 0.5 \\ \mbox{A.5V} & 4.5V & 1.35 \\ \mbox{6.0V} & 1.8 \\ \mbox{Minimum HIGH Level} & V_{IN} = V_{IH} \mbox{or V}_{IL} & 0 \\ \mbox{Uotput Voltage} & V_{IN} = V_{IH} \mbox{or V}_{IL} & 2.0V & 2.0 & 1.9 \\ \mbox{A.5V} & 4.5V & 4.5 & 4.4 \\ \mbox{6.0V} & 6.0 & 5.9 \\ \mbox{V}_{IN} = V_{IH} \mbox{or V}_{IL} & 0 \\ \mbox{I}_{OUT} \leq 5.2 \mbox{mA} & 6.0V & 5.7 & 5.48 \\ \mbox{Maximum LOW Level} & V_{IN} = V_{IH} \mbox{or V}_{IL} & 0 \\ \mbox{I}_{OUT} \leq 5.2 \mbox{mA} & 6.0V & 5.7 & 5.48 \\ \mbox{Maximum LOW Level} & V_{IN} = V_{IH} \mbox{or V}_{IL} & 0 \\ \mbox{I}_{OUT} \leq 20 \mbox{ \muor V}_{IL} & 0 \\ \mbox{I}_{OUT} \leq 20 \mbox{ \muor V}_{IL} & 0 \\ \mbox{I}_{OUT} \leq 5.2 \mbox{mA} & 6.0V & 0 & 0.1 \\ \mbox{A.5V} & 0 & 0.2 \\ \mbox{A.5V} & 0.2 & 0.26 \\ \mbox{A.5V}$	$\begin{tabular}{ c c c c } \hline Parameter & Conditions & V_{CC} & \hline Typ & Guaranteed L \\ \hline Typ & Guaranteed T \\ \hline Typ & Typ & Typ \\ \hline Typ & Ty$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, I₀₂) occur for CMOS at the higher voltage and so the 6.0V values should be used.


$v_{CC} = 5V,$	$T_A = 25^{\circ}C, C_L = 15 \text{ pF, } t_r =$	= lf = 6 ns						
Symbo	l Para	meter	Conditions			Тур	Guaranteed Limit	nits
t _{PHL} , t _{PLH}	Maximum Propagat	ion Delay				8	15 r	าร
V _{CC} = 2.0 ⁴	ectrical Chara / to 6.0V, $C_L = 50 \text{ pF}$, $t_r = t_r$			T _A =	25°C	T _A = -40° to 85°C	$T_A = -55^\circ$ to 125°C	Units
Symbol	Parameter	Conditions	V _{CC} Typ		Guaranteed Limits			
t _{PHL} , t _{PLH}	Maximum Propagation		2.0V	30	85	100	130	ns
	Delay		4.5V	10	17	20	26	ns
			6.0V	9	15	18	22	ns
t _{THL} , t _{TLH}	Maximum Output		6.0V 2.0V	9 25	15 75	18 95	22 110	ns ns
t _{THL} , t _{TLH}	Maximum Output Rise and Fall			÷				
t _{THL} , t _{TLH}			2.0V	25	75	95	110	ns
	Rise and Fall	(per gate)	2.0V 4.5V	25 7	75 15	95 19	110 22	ns ns
	Rise and Fall Time	(per gate)	2.0V 4.5V	25 7 6	75 15	95 19	110 22	ns ns ns
t _{THL} , t _{TLH} C _{PD} C _{IN}	Rise and Fall Time Power Dissipation	(per gate)	2.0V 4.5V	25 7 6	75 15	95 19	110 22	ns ns ns

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.




www.fairchildsemi.com

4



5

MM74HC4049 • MM74HC4050



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.