# 1.0 ELECTRICAL CHARACTERISTICS

## **Absolute Maximum Ratings †**

V <sub>DD</sub>	7.0V
All Inputs and Outputs w.r.t. V <sub>SS</sub>	-0.6V to V <sub>DD</sub> + 0.6V
Storage Temperature	65°C to +150°C
Ambient temperature with power applied	65°C to +150°C
ESD Protection On All Pins (HBM)	≥ 4 kV

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

All parameters apply at  $V_{DD}$  = 5V,  $T_A$  = -40°C to +85°C,  $f_{SAMPLE}$  = 200 ksps and  $f_{CLK}$  = 16\* $f_{SAMPLE}$ , unless otherwise noted.

Typical values apply for  $V_{DD}$  = 5V,  $T_A$  = +25°C, unless otherwise noted.

PARAMETER	SYM	MIN	TYP	MAX	UNITS	CONDITIONS
Conversion Rate:	l	I			I	
Conversion Time	T <sub>CONV</sub>	_	_	10	clock cycles	
Analog Input Sample Time	T <sub>SAMPLE</sub>		1.5		clock cycles	
Throughput Rate	F <sub>SAMPLE</sub>	_	_	200 75	ksps ksps	$V_{DD} = 5V$ $V_{DD} = 2.7V$
DC Accuracy:						
Resolution			10		bits	
Integral Nonlinearity	INL	_	±0.5	±1	LSB	
Differential Nonlinearity	DNL	_	±0.25	±1	LSB	No missing codes over temperature
Offset Error		_		±1.5	LSB	
Gain Error		_		±1	LSB	
Dynamic Performance:						
Total Harmonic Distortion	THD	_	-76	_	dB	V <sub>IN</sub> = 0.1V to 4.9V@1 kHz
Signal to Noise and Distortion (SINAD)	SINAD	_	61	_	dB	V <sub>IN</sub> = 0.1V to 4.9V@1 kHz
Spurious Free Dynamic Range	SFDR	_	78	_	dB	V <sub>IN</sub> = 0.1V to 4.9V@1 kHz
Analog Inputs:	•		•		•	
Input Voltage Range for CH0 or CH1 in Single-ended Mode		$V_{SS}$	_	$V_{DD}$	V	
Input Voltage Range for IN+ in Pseudo-Differential Mode	IN+	IN-	_	V <sub>DD</sub> +IN-		
Input Voltage Range for IN- in Pseudo-Differential Mode	IN-	V <sub>SS</sub> -100	_	V <sub>SS</sub> +100	mV	
Leakage Current		_	0.001	±1	μA	
Switch Resistance	R <sub>SS</sub>	_	1K	_	Ω	See Figure 4-1
Sample Capacitor	C <sub>SAMPLE</sub>	_	20	_	pF	See Figure 4-1

Note 1: This parameter is established by characterization and not 100% tested.

<sup>2:</sup> The sample cap will eventually lose charge, especially at elevated temperatures, therefore f<sub>CLK</sub> ≥10 kHz for temperatures at or above 70°C.

## **ELECTRICAL CHARACTERISTICS (CONTINUED)**

All parameters apply at  $V_{DD}$  = 5V,  $T_A$  = -40°C to +85°C,  $f_{SAMPLE}$  = 200 ksps and  $f_{CLK}$  = 16\* $f_{SAMPLE}$ , unless otherwise noted

Typical values apply for  $V_{DD}$  = 5V,  $T_A$  = +25°C, unless otherwise noted.

PARAMETER	SYM	MIN	TYP	MAX	UNITS	CONDITIONS
Digital Input/Output:	Ш		I			
Data Coding Format		Str	aight Bir	ary		
High Level Input Voltage	$V_{IH}$	0.7 V <sub>DD</sub>	_	_	V	
Low Level Input Voltage	$V_{IL}$	_	_	0.3 V <sub>DD</sub>	V	
High Level Output Voltage	V <sub>OH</sub>	4.1	_	_	V	I <sub>OH</sub> = -1 mA, V <sub>DD</sub> = 4.5V
Low Level Output Voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 1 mA, V <sub>DD</sub> = 4.5V
Input Leakage Current	I <sub>LI</sub>	-10	_	10	μΑ	$V_{IN} = V_{SS}$ or $V_{DD}$
Output Leakage Current	I <sub>LO</sub>	-10	_	10	μA	$V_{OUT} = V_{SS}$ or $V_{DD}$
Pin Capacitance (All Inputs/Outputs)	C <sub>IN</sub> , C <sub>OUT</sub>	_	_	10	pF	V <sub>DD</sub> = 5.0V ( <b>Note 1</b> ) T <sub>A</sub> = 25°C, f = 1 MHz
Timing Parameters:						
Clock Frequency	f <sub>CLK</sub>	<u> </u>	_	3.2 1.2	MHz MHz	V <sub>DD</sub> = 5V ( <b>Note 2</b> ) V <sub>DD</sub> = 2.7V ( <b>Note 2</b> )
Clock High Time	t <sub>HI</sub>	140	_	ı	ns	
Clock Low Time	$t_{LO}$	140	_		ns	
CS Fall To First Rising CLK Edge	t <sub>sucs</sub>	100	_	_	ns	
Data Input Setup Time	t <sub>SU</sub>	50	_	_	ns	
Data Input Hold Time	t <sub>HD</sub>	50	_	_	ns	
CLK Fall To Output Data Valid	t <sub>DO</sub>	_		125 200	ns ns	$V_{DD}$ = 5V, see Figure 1-2 $V_{DD}$ = 2.7V, see Figure 1-2
CLK Fall To Output Enable	t <sub>EN</sub>	_	_	125 200	ns ns	V <sub>DD</sub> = 5V, see Figure 1-2 V <sub>DD</sub> = 2.7V, see Figure 1-2
CS Rise To Output Disable	tDIS	_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
CS Disable Time	t <sub>CSH</sub>	310	_	_	ns	
D <sub>OUT</sub> Rise Time	t <sub>R</sub>	_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
D <sub>OUT</sub> Fall Time	t <sub>F</sub>	_	_	100	ns	See Test Circuits, Figure 1-2 Note 1
Power Requirements:	1	1	ı			ı
Operating Voltage	$V_{DD}$	2.7	_	5.5	V	
Operating Current	I <sub>DD</sub>	_	525 300	650 —	μA	$V_{DD}$ = 5.0V, $D_{OUT}$ unloaded $V_{DD}$ = 2.7V, $D_{OUT}$ unloaded
Standby Current	I <sub>DDS</sub>	_	0.005	2	μA	CS = V <sub>DD</sub> = 5.0V

**Note 1:** This parameter is established by characterization and not 100% tested.

<sup>2:</sup> The sample cap will eventually lose charge, especially at elevated temperatures, therefore f<sub>CLK</sub>≥10 kHz for temperatures at or above 70°C.

## **TEMPERATURE CHARACTERISTICS**

<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD}$ = +2.7V to +5.5V, $V_{SS}$ = GND.								
Parameters	Sym	Min	Тур	Max	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T <sub>A</sub>	-40	_	+85	°C			
Operating Temperature Range	T <sub>A</sub>	-40	_	+85	°C			
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	_	211	_	°C/W			
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	_	89.5	_	°C/W			
Thermal Resistance, 8L-SOIC	$\theta_{\sf JA}$	_	149.5	_	°C/W			
Thermal Resistance, 8L-TSSOP	$\theta_{JA}$	_	139	_	°C/W			






FIGURE 1-1: Serial Timing.


## Load Circuit for t<sub>R</sub>, t<sub>F</sub>, t<sub>DO</sub>




#### Load Circuit for $t_{\text{DIS}}$ and $t_{\text{EN}}$




#### Voltage Waveforms for t<sub>R</sub>, t<sub>F</sub>




#### Voltage Waveforms for t<sub>EN</sub>



#### Voltage Waveforms for t<sub>DO</sub>



#### Voltage Waveforms for t<sub>DIS</sub>



- \* Waveform 1 is for an output with internal conditions such that the output is high, unless disabled by the output control.
- † Waveform 2 is for an output with internal conditions such that the output is low, unless disabled by the output control.

FIGURE 1-2: Test Circuits.

#### 2.0 TYPICAL PERFORMANCE CHARACTERISTICS

**Note:** The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.





FIGURE 2-1: Integral Nonlinearity (INL) vs. Sample Rate.



**FIGURE 2-4:** Integral Nonlinearity (INL) vs. Sample Rate  $(V_{DD} = 2.7V)$ .





FIGURE 2-2: Integral Nonlinearity (INL) vs. Code.



**FIGURE 2-5:** Integral Nonlinearity (INL) vs. Code ( $V_{DD} = 2.7V$ ).






FIGURE 2-3: In vs. Temperature.



**FIGURE 2-6:** Integral Nonlinearity (INL) vs. Temperature ( $V_{DD} = 2.7V$ ).



**FIGURE 2-7:** Integral Nonlinearity (INL) vs.  $V_{DD.}$ 




FIGURE 2-8: Differential Nonlinearity (DNL) vs. Sample Rate.







FIGURE 2-9: Differential Nonlinearity (DNL) vs. Code (Representative Part).



**FIGURE 2-10:** Differential Nonlinearity (DNL) vs.  $V_{DD}$ .



**FIGURE 2-11:** Differential Nonlinearity (DNL) vs. Sample Rate ( $V_{DD} = 2.7V$ ).



**FIGURE 2-12:** Differential Nonlinearity (DNL) vs. Code (Representative Part,  $V_{DD} = 2.7V$ ).

## **MCP3002**




FIGURE 2-13: Differential Nonlinearity (DNL) vs. Temperature.




FIGURE 2-14: Gain Error vs. V<sub>DD</sub>.





FIGURE 2-15: Gain Error vs. Temperature.



**FIGURE 2-16:** Differential Nonlinearity (DNL) vs. Temperature ( $V_{DD} = 2.7V$ ).




FIGURE 2-17: Offset Error vs. V<sub>DD</sub>.




FIGURE 2-18: Offset Error vs. Temperature.




FIGURE 2-19: Signal-to-Noise Ratio (SNR) vs. Input Frequency.





FIGURE 2-20: Total Harmonic Distortion (THD) vs. Input Frequency.



**FIGURE 2-21:** Effective Number of Bits (ENOB) vs. V<sub>DD</sub>.




FIGURE 2-22: Signal-to-Noise and Distortion (SINAD) vs. Input Frequency.




FIGURE 2-23: Signal-to-Noise and Distortion (SINAD) vs. Signal Level.




FIGURE 2-24: Effective Number of Bits (ENOB) vs. Input Frequency.

## MCP3002




FIGURE 2-25: Spurious Free Dynamic Range (SFDR) vs. Input Frequency.





FIGURE 2-26: Frequency Spectrum of 10 kHz input (Representative Part).



**FIGURE 2-27:** Frequency Spectrum of 1 kHz input (Representative Part,  $V_{DD} = 2.7V$ ).




FIGURE 2-28: I<sub>DD</sub> vs. V<sub>DD</sub>.




FIGURE 2-29: I<sub>DD</sub> vs. Clock Frequency.




FIGURE 2-30: I<sub>DD</sub> vs. Temperature.




FIGURE 2-31: I<sub>DDS</sub> vs. V<sub>DD</sub>.




FIGURE 2-32: I<sub>DDS</sub> vs. Temperature.




FIGURE 2-33: Analog Input leakage current vs. Temperature.

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1. Additional descriptions of the device pins follows.

TABLE 3-1: PIN FUNCTION TABLE

MSOP, PDIP, SOIC, TSSOP	Name	Function
1	CS/SHDN	Chip Select/Shutdown Input
2	CH0	Channel 0 Analog Input
3	CH1	Channel 1 Analog Input
4	V <sub>SS</sub>	Ground
5	D <sub>IN</sub>	Serial Data In
6	D <sub>OUT</sub>	Serial Data Out
7	CLK	Serial Clock
8	V <sub>DD</sub> /V <sub>REF</sub>	+2.7V to 5.5V Power Supply and Reference Voltage Input

#### 3.1 Analog Inputs (CH0/CH1)

Analog inputs for channels 0 and 1 respectively. These channels can programmed to be used as two independent channels in Single-Ended mode or as a single pseudo-differential input where one channel is IN+ and one channel is IN-. See Section 5.0 "Serial Communications" for information on programming the channel configuration.

## 3.2 Chip Select/Shutdown (CS/SHDN)

The  $\overline{\text{CS}}/\text{SHDN}$  pin is used to initiate communication with the device when pulled low and will end a conversion and put the device in low power standby when pulled high. The  $\overline{\text{CS}}/\text{SHDN}$  pin must be pulled high between conversions.

#### 3.3 Serial Clock (CLK)

The SPI clock pin is used to initiate a conversion and to clock out each bit of the conversion as it takes place. See Section 6.2 "Maintaining Minimum Clock Speed" for constraints on clock speed.

#### 3.4 Serial Data Input (D<sub>IN</sub>)

The SPI port serial data input pin is used to clock in input channel configuration data.

#### 3.5 Serial Data Output (D<sub>OUT</sub>)

The SPI serial data output pin is used to shift out the results of the A/D conversion. Data will always change on the falling edge of each clock as the conversion takes place.

#### 4.0 DEVICE OPERATION

The MCP3002 A/D converter employs a conventional SAR architecture. With this architecture, a sample is acquired on an internal sample/hold capacitor for 1.5 clock cycles starting on the second rising edge of the serial clock after the start bit has been received. Following this sample time, the input switch of the converter opens and the device uses the collected charge on the internal sample and hold capacitor to produce a serial 10-bit digital output code.

Conversion rates of 200 ksps are possible on the MCP3002. See **Section 6.2 "Maintaining Minimum Clock Speed"** for information on minimum clock rates.

Communication with the device is done using a 3-wire SPI-compatible interface.

#### 4.1 Analog Inputs

The MCP3002 device offers the choice of using the analog input channels configured as two single-ended inputs that are referenced to  $V_{SS}$  or a single pseudo-differential input. The configuration setup is done as part of the serial command before each conversion begins. When used in the pseudo-differential mode, CH0 and CH1 are programmed as the IN+ and IN- inputs as part of the command string transmitted to the device. The IN+ input can range from IN- to the reference voltage,  $V_{DD}$ . The IN- input is limited to  $\pm 100$  mV from the  $V_{SS}$  rail. The IN- input can be used to cancel small signal common-mode noise which is present on both the IN+ and IN- inputs.

For the A/D converter to meet specification, the charge holding capacitor ( $C_{SAMPLE}$ ) must be given enough time to acquire a 10-bit accurate voltage level during the 1.5 clock cycle sampling period. The analog input model is shown in Figure 4-1.

In this diagram, it is shown that the source impedance  $(R_S)$  adds to the internal sampling switch  $(R_{SS})$  impedance, directly affecting the time that is required to charge the capacitor,  $C_{\text{SAMPLE}}.$  Consequently, larger source impedances increase the offset, gain, and integral linearity errors of the conversion.

Ideally, the impedance of the signal source should be near zero. This is achievable with an operational amp lifer such as the MCP601 which has a closed loop output impedance of tens of ohms. The adverse affects of higher source impedances are shown in Figure 4-2.

When operating in the pseudo-differential mode, if the voltage level of IN+ is equal to or less than IN-, the resultant code will be 000h. If the voltage at IN+ is equal to or greater than {[V\_{DD}+(IN-)]-1 LSB}, then the output code will be 3FFh. If the voltage level at IN- is more than 1 LSB below  $V_{SS}$ , then the voltage level at the IN+ input will have to go below  $V_{SS}$  to see the 000h output code. Conversely, if IN- is more than 1 LSB above  $V_{SS}$ , then the 3FFh code will not be seen unless the

IN+ input level goes above  $V_{DD}$  level. If the voltage at IN+ is equal to or greater than {[ $V_{DD}$  + (IN-)] - 1 LSB}, then the output code will be 3FFh.

#### 4.2 Digital Output Code

The digital output code produced by an A/D Converter is a function of the input signal and the reference voltage. For the MCP3002,  $V_{DD}$  is used as the reference voltage.

$$LSB Size = \frac{V_{REF}}{1024}$$

As the  $V_{DD}$  level is reduced, the LSB size is reduced accordingly. The theoretical digital output code produced by the A/D Converter is shown below.

$$Digital \ Output \ Code \ = \ \frac{1024^*V_{IN}}{V_{DD}}$$

Where:

 $V_{IN}$  = analog input voltage

 $V_{DD}$  = supply voltage





FIGURE 4-1: Analog Input Model.



**FIGURE 4-2:** Maximum Clock Frequency vs. Input resistance ( $R_S$ ) to maintain less than a 0.1 LSB deviation in INL from nominal conditions.

#### 5.0 SERIAL COMMUNICATIONS

#### 5.1 Overview

Communication with the MCP3002 is done using a standard SPI-compatible serial interface. Initiating communication with the device is done by bringing the CS line low. See Figure 5-1. If the device was powered up with the CS pin low, it must be brought high and back low to initiate communication. The first clock received with  $\overline{\text{CS}}$  low and D<sub>IN</sub> high will constitute a start bit. The SGL/DIFF bit and the ODD/SIGN bit follow the start bit and are used to select the input channel configuration. The SGL/DIFF is used to select Single-Ended or Pseudo-Differential mode. The ODD/SIGN bit selects which channel is used in Single-Ended mode. and is used to determine polarity in Pseudo-Differential mode. Following the ODD/SIGN bit, the MSBF bit is transmitted to and is used to enable the LSB first format for the device. If the MSBF bit is high, then the data will come from the device in MSB first format and any further clocks with  $\overline{\text{CS}}$  low, will cause the device to output zeros. If the MSBF bit is low, then the device will output the converted word LSB first after the word has been transmitted in the MSB first format. Table 5-1 shows the configuration bits for the MCP3002. The device will begin to sample the analog input on the second rising edge of the clock, after the start bit has been received. The sample period will end on the falling edge of the third clock following the start bit.


On the falling edge of the clock for the MSBF bit, the device will output a low null bit. The next sequential 10 clocks will output the result of the conversion with MSB first as shown in Figure 5-1. Data is always output from the device on the falling edge of the clock. If all 10 data bits have been transmitted and the device continues to receive clocks while the  $\overline{\text{CS}}$  is held low (and the MSBF bit is high), the device will output the conversion result LSB first as shown in Figure 5-2. If more clocks are provided to the device while  $\overline{\text{CS}}$  is still low (after the LSB first data has been transmitted), the device will clock out zeros indefinitely.

If necessary, it is possible to bring  $\overline{CS}$  low and clock in leading zeros on the D $_{IN}$  line before the start bit. This is often done when dealing with microcontroller-based SPI ports that must send 8 bits at a time. Refer to Section 6.1 "Using the MCP3002 with Microcontroller (MCU) SPI Ports" for more details on using the MCP3002 devices with hardware SPI ports.

If it is desired, the  $\overline{\text{CS}}$  can be raised to end the conversion period at any time during the transmission. Faster conversion rates can be obtained by using this technique if not all the bits are captured before starting a new cycle. Some system designers use this method by capturing only the highest-order 8 bits and 'throwing away' the lower 2 bits.


TABLE 5-1: CONFIGURING BITS FOR THE MCP3002

	CONFIG BITS		CHAI SELEC	GND	
	SGL/ DIFF	ODD/ SIGN	0	1	GND
Single-Ended	1	0	+		_
Mode	1	1		+	_
Pseudo-	0	0	IN+	IN-	_
Differential Mode	0	1	IN-	IN+	_



<sup>\*</sup> After completing the data transfer, if further clocks are applied with  $\overline{\text{CS}}$  low, the A/D Converter will output zeros indefinitely. See Figure 5-2 for details on obtaining LSB first data.

FIGURE 5-1: Communication with the MCP3002 using MSB first format only.



<sup>\*</sup> After completing the data transfer, if further clocks are applied with  $\overline{\text{CS}}$  low, the A/D Converter will output zeros indefinitely.

FIGURE 5-2: Communication with MCP3002 using LSB first format.

 $<sup>^{**}</sup>$   $t_{DATA}$ : during this time, the bias current and the comparator powers down while the reference input becomes a high-impedance node.

<sup>\*\*</sup> t<sub>DATA</sub>: During this time, the bias circuit and the comparator powers down while the reference input becomes a high-impedance node, leaving the CLK running to clock out LSB first data or zeroes.

#### 6.0 APPLICATIONS INFORMATION

# 6.1 Using the MCP3002 with Microcontroller (MCU) SPI Ports

With most microcontroller SPI ports, it is required to send groups of eight bits. It is also required that the microcontroller SPI port be configured to clock out data on the falling edge of clock and latch data in on the rising edge. Depending on how communication routines are used, it is very possible that the number of clocks required for communication will not be a multiple of eight. Therefore, it may be necessary for the MCU to send more clocks than are actually required. This is usually done by sending 'leading zeros' before the start bit, which are ignored by the device.

As an example, Figure 6-1 and Figure 6-2 show how the MCP3002 can be interfaced to a MCU with a hardware SPI port.

Figure 6-1 depicts the operation shown in SPI Mode 0,0, which requires that the SCLK from the MCU idles in the 'low' state, while Figure 6-2 shows the similar case of SPI Mode 1,1 where the clock idles in the 'high' state.

As shown in Figure 6-1, the first byte transmitted to the A/D Converter contains one leading zero before the start bit. Arranging the leading zero this way produces the output 10 bits to fall in positions easily manipulated by the MCU. When the first 8 bits are transmitted to the device, the MSB data bit is clocked out of the A/D converter on the falling edge of clock number 6. After the second eight clocks have been sent to the device, the receive register will contain the lowest-order eight bits of the conversion results. Easier manipulation of the converted data can be obtained by using this method.





FIGURE 6-1: SPI Communication with the MCP3002 using 8-bit segments (Mode 0,0: SCLK idles low).



**FIGURE 6-2:** SPI Communication with the MCP3002 using 8-bit segments (Mode 1,1: SCLK idles high).

#### 6.2 Maintaining Minimum Clock Speed

When the MCP3002 initiates the sample period, charge is stored on the sample capacitor. When the sample period is complete, the device converts one bit for each clock that is received. It is important for the user to note that a slow clock rate will allow charge to bleed off the sample cap while the conversion is taking place. At  $85^{\circ}\text{C}$  (worst case condition), the part will maintain proper charge on the sample cap for  $700~\mu s$  at  $V_{DD}$  = 2.7V and 1.5 ms at  $V_{DD}$  = 5V. This means that at  $V_{DD}$  = 2.7V, the time it takes to transmit the 1.5 clocks for the sample period and the 10 clocks for the actual conversion must not exceed  $700~\mu s$ . Failure to meet this criteria may induce linearity errors into the conversion outside the rated specifications.

# 6.3 Buffering/Filtering the Analog Inputs

If the signal source for the A/D Converter is not a low impedance source, it will have to be buffered or inaccurate conversion results may occur. It is also recommended that a filter be used to eliminate any signals that may be aliased back in to the conversion results. This is illustrated in Figure 6-3 below where an op amp is used to drive, filter, and gain the analog input of the MCP3002. This amplifier provides a low impedance output for the converter input and a low-pass filter, which eliminates unwanted high-frequency noise.

Low-pass (anti-aliasing) filters can be designed using Microchip's interactive FilterLab<sup>®</sup> software. FilterLab will calculate capacitor and resistors values, as well as, determine the number of poles that are required for the application. For more information on filtering signals, see the application note AN699 "Anti-Aliasing Analog Filters for Data Acquisition Systems."





FIGURE 6-3: Typical Anti-Aliasing Filter Circuit (2 pole Active Filter).

#### 6.4 Layout Considerations

When laying out a printed circuit board for use with analog components, care should be taken to reduce noise wherever possible. A bypass capacitor should always be used with this device and should be placed as close as possible to the device pin. A bypass capacitor value of 1  $\mu$ F is recommended.

Digital and analog traces should be separated as much as possible on the board and no traces should run underneath the device or the bypass capacitor. Extra precautions should be taken to keep traces with high-frequency signals (such as clock lines) as far as possible from analog traces.

Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board. Providing V<sub>DD</sub> connections to devices in a "star" configuration can also reduce noise by eliminating current return paths and associated errors. See Figure 6-4. For more information on layout tips when using A/D converters, refer to AN-688 "Layout Tips for 12-Bit A/D Converter Applications" (DS00688).



**FIGURE 6-4:** V<sub>DD</sub> traces arranged in a 'Star' configuration in order to reduce errors caused by current return paths.


#### 7.0 PACKAGING INFORMATION

## 7.1 Package Marking Information


8-Lead MSOP (3x3 mm)



8-Lead PDIP (300 mil)




8-Lead SOIC (3.90 mm)




Example



Example



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)


can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

#### **Package Marking Information (Continued)**

8-Lead TSSOP (4.4 mm)

Example





Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


e3 Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Di	mension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	1.10	
Molded Package Thickness	A2	0.75	0.85	0.95	
Standoff	A1	0.00	-	0.15	
Overall Width	E		4.90 BSC		
Molded Package Width	E1		3.00 BSC		
Overall Length	D		3.00 BSC		
Foot Length	L	0.40	0.60	0.80	
Footprint	L1		0.95 REF		
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.08	_	0.23	
Lead Width	b	0.22	_	0.40	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- $2. \ \ Dimensions \ D \ and \ E1 \ do \ not \ include \ mold \ flash \ or \ protrusions. \ Mold \ flash \ or \ protrusions \ shall \ not \ exceed \ 0.15 \ mm \ per \ side.$
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

	Units	MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

## 8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
D	imension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		.100 BSC		
Top to Seating Plane	А	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	_	.430	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

#### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	Α	ı	ı	1.75
Molded Package Thickness	A2	1.25	ı	=
Standoff §	A1	0.10	ı	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	ı	0.50
Foot Length	L	0.40	1	1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	ı	8°
Lead Thickness	С	0.17 - 0.25		
Lead Width	b	0.31	ı	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	. 1	15°


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETER		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	А	_	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	2.90	3.00	3.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.19	_	0.30	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

## 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### **RECOMMENDED LAND PATTERN**

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A

## MCP3002

#### APPENDIX A: REVISION HISTORY

## **Revision E (November 2011)**

**Updated Product Identification System** 

Corrected MSOP marking drawings.

Updated Package Specification Drawings with new additions.

## **Revision D (October 2008)**

Updates to packaging outline drawings.

## Revision C (January 2007)

Updates to packaging outline drawings.

## Revision B (August 2001)

Undocumented changes.

## Revision A (February 2000)

Initial release of this document.

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>P</u> A	ART NO. X /XX	Exa	amples:	
I	Device Temperature Package Range	a) b)	MCP3002-I/P: MCP3002-I/SN:	Industrial Temperature, 8LD PDIP package.
		٦   ١٥)	WCP3002-1/5N.	Industrial Temperature, 8LD SOIC package.
Device MCP3002: 10-Bit Serial A/D Converter MCP3002T: 10-Bit Serial A/D Converter	c)	MCP3002-I/ST:	Industrial Temperature, 8LD TSSOP package.	
(Tape and Reel) (SOIC and TSSOP only		d)	MCP3002-I/MS:	Industrial Temperature, 8LD MSOP package.
Temperature Range	I = $-40$ °C to $+85$ °C (Industrial)			
Package	MS = Plastic Micro Small Outline (MSOP), 8-lead P = Plastic DIP (300 mil Body), 8-lead SN = Plastic SOIC (150 mil Body), 8-lead ST = Plastic TSSOP (4.4 mm), 8-lead			

# **MCP3002**

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2000-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-755-3

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2009

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511

Fax: 86-28-8665-7889

China - Chongqing

Tol: 96-23-8080-0588

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470
China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660

Fax: 86-755-8203-1760
China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

**Philippines - Manila** Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818

Fax: 886-7-330-9305 **Taiwan - Taipei** 

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

08/02/11