

Absolute Maximum Ratings

V_{IN} to GND.....	-0.3V to +70V
EN/UVLO to GND.....	-0.3V to ($V_{IN} + 0.3V$)
LX to PGND.....	-0.3V to ($V_{IN} + 0.3V$)
FB, RESET, COMP, SS to GND	-0.3V to +6V
V_{CC} to GND.....	-0.3V to +6V
GND to PGND.....	-0.3V to +0.3V
LX Total RMS Current.....	$\pm 1.6A$
Output Short-Circuit Duration.....	Continuous

Continuous Power Dissipation ($T_A = +70^\circ C$) (derate 14.9mW/ $^\circ C$ above $+70^\circ C$) (multilayer board).....	1188.7mW
Junction Temperature.....	$+150^\circ C$
Storage Temperature Range.....	$-65^\circ C$ to $+160^\circ C$
Lead Temperature (soldering, 10s).....	$+300^\circ C$
Soldering Temperature (reflow).....	$+260^\circ C$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Junction temperature greater than $+125^\circ C$ degrades operating lifetimes.

Package Thermal Characteristics (Note 1)

TDFN

Junction-to-Ambient Thermal Resistance (θ_{JA})	67.3 $^\circ C/W$
Junction-to-Case Thermal Resistance (θ_{JC})	18.2 $^\circ C/W$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected. $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
INPUT SUPPLY (V _{IN})							
Input Voltage Range	V _{IN}			4.5		60	V
Input Supply Current	I _{IN-SH}	V _{EN} = 0V, shutdown mode		0.9	3.5		μA
	I _{IN-HIBERNATE}	V _{FB} = 1.03 x V _{OUT} , MAX17501A/B		90	145		
	I _{IN-SW}	Normal switching mode, no load	MAX17501E/F/G	4.75	6.75		mA
			MAX17501H	2.5	3.6		
ENABLE/UVLO (EN/UVLO)							
EN Threshold	V _{ENR}	V _{EN} rising		1.194	1.218	1.236	V
	V _{ENF}	V _{EN} falling		1.114	1.135	1.156	
	V _{EN-TRUESD}	V _{EN} falling, true shutdown		0.7			
EN Input Leakage Current	I _{EN}	V _{EN} = V _{IN} = 60V, T _A = +25°C			8	200	nA
LDO							
V _{CC} Output Voltage Range	V _{CC}	6V < V _{IN} < 12V, 0mA < I _{VCC} < 10mA, 12V < V _{IN} < 60V, 0mA < I _{VCC} < 2mA		4.65	5	5.35	V
V _{CC} Current Limit	I _{VCC-MAX}	V _{CC} = 4.3V, V _{IN} = 12V		15	40	80	mA
V _{CC} Dropout	V _{CC-DO}	V _{IN} = 4.5V, I _{VCC} = 5mA		4.1			V
V _{CC} UVLO	V _{CC-UVR}	V _{CC} rising		3.85	4	4.15	V
	V _{CC-UVF}	V _{CC} falling		3.55	3.7	3.85	

MAX17501

60V, 500mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter

Electrical Characteristics (continued)

($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected. $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER MOSFETs							
High-Side pMOS On-Resistance	R _{DS-ONH}	I _{LX} = 0.5A (sourcing)	T _A = +25°C	0.55	0.85	Ω	
			T _A = T _J = +125°C (Note 3)	1.2			
Low-Side nMOS On-Resistance	R _{DS-ONL}	I _{LX} = 0.5A (sinking)	T _A = +25°C	0.2	0.35	Ω	
			T _A = T _J = +125°C (Note 3)	0.47			
LX Leakage Current	I _{LX_LKG}	V _{EN} = 0V, T _A = +25°C, V _{LX} = (V _{PGND} + 1V) to (V _{IN} - 1V)			1	μA	
SOFT-START (SS)							
Charging Current	I _{SS}	V _{SS} = 0.5V		4.7	5	5.3	μA
FEEDBACK (FB/VO)							
FB Regulation Voltage	V _{FB_REG}	MAX17501G/H		0.884	0.9	0.916	V
FB Input Bias Current	I _{FB}	T _A = +25°C	MAX17501A/E, V _{FB} = 3.3V	6.8	12	17	μA
			MAX17501B/F, V _{FB} = 5V	6.8	12	17	
			MAX17501G/H, V _{FB} = 0.9V			100	nA
OUTPUT VOLTAGE (V _{OUT})							
Output Voltage Accuracy	V _{OUT}	MAX17501A		3.248	3.380	3.448	V
		MAX17501B		4.922	5.121	5.225	
		MAX17501E		3.248	3.3	3.352	
		MAX17501F		4.922	5	5.08	
TRANSCONDUCTANCE AMPLIFIER (COMP)							
Transconductance	G _M	I _{COMP} = ±2.5μA, MAX17501G/H		510	590	650	μS
COMP Source Current	I _{COMP_SRC}	MAX17501G/H		19	32	55	μA
COMP Sink Current	I _{COMP_SINK}	MAX17501G/H		19	32	55	μA
Current-Sense Transresistance	R _{CS}	MAX17501G/H		0.9	1	1.1	V/A
CURRENT LIMIT							
Peak Current-Limit Threshold	I _{PEAK-LIMIT}			0.64	0.76	0.86	A
Runaway Current-Limit Threshold	I _{RUNAWAY-LIMIT}			0.65	0.78	0.905	A
Sink Current-Limit Threshold	I _{SINK-LIMIT}	MAX17501A/B		0.03		A	
		MAX17501E/F/G/H		0.3	0.35		0.4
PFM Current-Limit Threshold	I _{PFM}	MAX17501A/B		0.125		A	

Electrical Characteristics (continued)

($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected. $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
TIMINGS							
Switching Frequency	f _{SW}	V _{FB} > V _{OUT-HICF}	MAX17501A/B/E/F/G	560	600	640	kHz
			MAX17501H	280	300	320	
		V _{FB} < V _{OUT-HICF}		280	300	320	
Events to Hiccup after Crossing Runaway Current Limit				1			Event
V _{OUT} Undervoltage Trip Level to Cause Hiccup	V _{OUT-HICF}	V _{SS} > 0.95V (soft-start is done)		69.14	71.14	73.14	%
HICCUP Timeout				32,768			Cycles
Minimum On-Time	t _{ON_MIN}			75			ns
Maximum Duty Cycle	D _{MAX}	V _{FB} = 0.98 x	MAX17501A/B/E/F/G	92	94	96	%
		V _{FB-REG}	MAX17501H	96.5	97.5	98.5	
LX Dead Time				5			ns
RESET							
RESET Output Level Low		I _{RESET} = 1mA		0.02			V
RESET Output Leakage Current High		V _{FB} = 1.01 x V _{FB-REG} , T _A = +25°C		0.45			µA
V _{OUT} Threshold for RESET Falling	V _{OUT-OKF}	V _{FB} falling		90.5	92.5	94.5	%
V _{OUT} Threshold for RESET Rising	V _{OUT-OKR}	V _{FB} rising		93.5	95.5	97.5	%
RESET Delay After FB Reaches 95% Regulation		V _{FB} rising		1024			Cycles
THERMAL SHUTDOWN							
Thermal-Shutdown Threshold		Temperature rising		165			°C
Thermal-Shutdown Hysteresis				10			°C

Note 2: All limits are 100% tested at $+25^\circ C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 3: Guaranteed by design, not production tested.










Typical Operating Characteristics

($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.)



Typical Operating Characteristics (continued)


($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.)




Typical Operating Characteristics (continued)

($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.)


NO-LOAD SOFT-START FROM EN/UVLO
(MAX17501B), 5V OUTPUT, FIGURE 7 CIRCUIT




FULL-LOAD SOFT-START/SHUTDOWN FROM EN/UVLO
(MAX17501E), 3.3V OUTPUT, FIGURE 6 CIRCUIT




FULL-LOAD SOFT-START/SHUTDOWN FROM EN/UVLO
(MAX17501F), 5V OUTPUT, FIGURE 7 CIRCUIT




NO-LOAD SOFT-START FROM VIN
(MAX17501A), 3.3V OUTPUT, FIGURE 6 CIRCUIT



NO-LOAD SOFT-START FROM VIN
(MAX17501B), 5V OUTPUT, FIGURE 7 CIRCUIT









FULL-LOAD SOFT-START FROM VIN
(MAX17501E), 3.3V OUTPUT, FIGURE 6 CIRCUIT



Typical Operating Characteristics (continued)


($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.)




Typical Operating Characteristics (continued)

($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.)


LOAD TRANSIENT RESPONSE OF MAX17501B
(LOAD CURRENT STEPPED FROM 5mA TO 255mA),
5V OUTPUT, FIGURE 7 CIRCUIT




LOAD TRANSIENT RESPONSE OF MAX17501E
(LOAD CURRENT STEPPED FROM NO-LOAD TO 250mA),
3.3V OUTPUT, FIGURE 6 CIRCUIT




LOAD TRANSIENT RESPONSE OF MAX17501F
(LOAD CURRENT STEPPED FROM NO-LOAD TO 250mA),
5V OUTPUT, FIGURE 7 CIRCUIT




LOAD TRANSIENT RESPONSE OF MAX17501E
(LOAD CURRENT STEPPED FROM 250mA TO 500mA),
3.3V OUTPUT, FIGURE 6 CIRCUIT



LOAD TRANSIENT RESPONSE OF MAX17501F
(LOAD CURRENT STEPPED FROM 250mA TO 500mA),
5V OUTPUT, FIGURE 7 CIRCUIT




SWITCHING WAVEFORMS OF MAX17501F
AT 500mA LOAD, 5V OUTPUT, FIGURE 7 CIRCUIT




Typical Operating Characteristics (continued)

($V_{IN} = 24V$, $V_{GND} = V_{PGND} = 0V$, $C_{VIN} = C_{VCC} = 1\mu F$, $V_{EN} = 1.5V$, $C_{SS} = 3300pF$, $V_{FB} = 0.98 \times V_{OUT}$, LX = unconnected, $\overline{RESET}$ = unconnected, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$. All voltages are referenced to GND, unless otherwise noted.)


**SWITCHING WAVEFORMS OF MAX17501A
AT 15mA LOAD, 3.3V OUTPUT, FIGURE 6 CIRCUIT**




**OUTPUT OVERLOAD PROTECTION
OF MAX17501F, 5V OUTPUT, FIGURE 7 CIRCUIT**




**BODE PLOT OF MAX17501E
AT 500mA LOAD, 3.3V OUTPUT, FIGURE 6 CIRCUIT**



**BODE PLOT OF MAX17501F
AT 500mA LOAD, 5V OUTPUT, FIGURE 7 CIRCUIT**



**MAX17501, 5V OUTPUT, 0.5A LOAD CURRENT,
FIGURE 7 CIRCUIT, CONDUCTED EMI CURVE**




Measured on the MAX17501FTEVKIT with input filter—
 $C_{IN} = 2.2\mu F$, $L_{IN} = 4.7\mu H$, $2.2\mu F$ additional input capacitor used.

MAX17501

60V, 500mA, Ultra-Small, High-Efficiency,
Synchronous Step-Down DC-DC Converter


Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1	PGND	Power Ground. Connect PGND externally to the power ground plane. Connect GND and PGND pins together at the ground return path of the V_{CC} bypass capacitor.
2	V_{IN}	Power-Supply Input. The input supply range is from 4.5V to 60V.
3	EN/UVLO	Enable/Undervoltage Lockout Input. Drive EN/UVLO high to enable the output voltage. Connect to the center of the resistive divider between V_{IN} and GND to set the input voltage (undervoltage threshold) at which the device turns on. Pull up to V_{IN} for always on.
4	V_{CC}	5V LDO Output. Bypass V_{CC} with 1 μ F ceramic capacitance to GND.
5	FB/VO	Feedback Input. For fixed output voltage devices, directly connect FB/VO to the output. For adjustable output voltage devices, connect FB/VO to the center of the resistive divider between V_{OUT} and GND.
6	SS	Soft-Start Input. Connect a capacitor from SS to GND to set the soft-start time.
7	N.C./COMP	External Loop Compensation. For adjustable output voltage (MAX17501G/H) connect to an RC network from COMP to GND. See the <i>External Loop Compensation for Adjustable Output Versions</i> section for more details. For a fixed-output voltage (MAX17501A/B/E/F), this pin is a no connect (N.C.) and should be left unconnected.
8	$\overline{\text{RESET}}$	Open-Drain $\overline{\text{RESET}}$ Output. The $\overline{\text{RESET}}$ output is driven low if FB drops below 92.5% of its set value. $\overline{\text{RESET}}$ goes high 1024 clock cycles after FB rises above 95.5% of its set value. $\overline{\text{RESET}}$ is valid when the device is enabled and V_{IN} is above 4.5V.
9	GND	Analog Ground
10	LX	Switching Node. Connect LX to the switching side of the inductor. LX is high impedance when the device is in shutdown mode.
—	EP	Exposed Pad. Connect to the GND pin of the IC. Connect to a large copper plane below the IC to improve heat dissipation capability.

Block Diagram



Detailed Description

The MAX17501 synchronous step-down regulator operates from 4.5V to 60V and delivers up to 500mA load current. Output voltage regulation accuracy meets $\pm 1.7\%$ over temperature.

The device uses a peak-current-mode control scheme. An internal transconductance error amplifier generates an integrated error voltage. The error voltage sets the duty cycle using a PWM comparator, a high-side current-sense amplifier, and a slope-compensation generator. At each rising edge of the clock, the high-side p-channel MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the peak current limit is detected.

During the high-side MOSFET's on-time, the inductor current ramps up. During the second half of the switching cycle, the high-side MOSFET turns off and the low-side n-channel MOSFET turns on and remains on until either the next rising edge of the clock arrives or sink current limit is detected. The inductor releases the stored energy as its current ramps down, and provides current to the output (the internal low $R_{DS(on)}$ pMOS/nMOS switches ensure high efficiency at full load).

This device also integrates enable/undervoltage lockout (EN/UVLO), adjustable soft-start time (SS), and open-drain reset output (RESET) functionality.

PFM Operation

The A and B versions of the MAX17501 feature a PFM scheme to improve light load efficiency. At light loads, once the part enters PFM mode, the inductor current is forced to a fixed peak of 125mA (typical) every clock cycle until the output rises to 103.3% of nominal voltage. Once output reaches 103.3% of nominal voltage, both high-side and low-side FETs are turned off and the part enters hibernate operation until the load discharges output to 101.3% of nominal voltage. Most of the internal blocks are turned off in hibernate operation to save quiescent current. Such an operation reduces the effective switching frequency of the converter at light loads, resulting in reduced switching losses and improved light load efficiency. The part naturally exits PFM mode when the load current exceeds 62.5mA (typical).

Linear Regulator (V_{CC})

An internal linear regulator (V_{CC}) provides a 5V nominal supply to power the internal blocks and the low-side MOSFET driver. The output of the V_{CC} linear regulator should be bypassed with a 1 μ F ceramic capacitor to GND. The device employs an undervoltage-lockout circuit

that disables the internal linear regulator when V_{CC} falls below 3.7V (typical). The internal V_{CC} linear regulator can source up to 40mA (typical) to supply the device and to power the low-side gate driver.

Operating Input Voltage Range

The maximum operating input voltage is determined by the minimum controllable on-time and the minimum operating input voltage is determined by the maximum duty cycle and circuit voltage drops. The minimum and maximum operating input voltages for a given output voltage should be calculated as:

$$V_{IN(MIN)} = \frac{V_{OUT} + (I_{OUT(MAX)} \times (R_{DCR} + 0.47))}{D_{MAX}} + (I_{OUT(MAX)} \times 0.73)$$

$$V_{IN(MAX)} = \frac{V_{OUT}}{f_{SW(MAX)} \times t_{ON(MIN)}}$$

where V_{OUT} is the steady-state output voltage, I_{OUT(MAX)} is the maximum load current, R_{DCR} is the DC resistance of the inductor, f_{SW(MAX)} is the switching frequency (maximum) and t_{ON(MIN)} is the worst-case minimum switch on-time (120ns). The following table lists the f_{SW(MAX)} and D_{MAX} values to be used for calculation for different versions of the MAX17501:

PART VERSION	f _{SW (MAX)} (kHz)	D _{MAX}
MAX17501A/B/E/F/G	640	0.92
MAX17501H	320	0.965

Overcurrent Protection/HICCUP Mode

The device is provided with a robust overcurrent-protection scheme that protects the device under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the high-side MOSFET whenever the high-side switch current exceeds an internal limit of 760mA (typ). A runaway current limit on the high-side switch current at 780mA (typ) protects the device under high input voltage, short-circuit conditions when there is insufficient output voltage available to restore the inductor current that built up during the on period of the step-down converter. One occurrence of the runaway current limit triggers a hiccup mode. In addition, if due to a fault condition, output voltage drops to 71.14% (typ) of its nominal value any time after soft-start is complete, hiccup mode is triggered.

In hiccup mode, the converter is protected by suspending switching for a hiccup timeout period of 32,768 clock

cycles. Once the hiccup timeout period expires, soft-start is attempted again. This operation results in minimal power dissipation under overload fault conditions.

RESET Output

The device includes a $\overline{\text{RESET}}$ comparator to monitor the output voltage. The open-drain $\overline{\text{RESET}}$ output requires an external pullup resistor. $\overline{\text{RESET}}$ can sink 2mA of current while low. $\overline{\text{RESET}}$ goes high (high impedance) 1024 switching cycles after the regulator output increases above 95.5% of the designated nominal regulated voltage. $\overline{\text{RESET}}$ goes low when the regulator output voltage drops to below 92.5% of the nominal regulated voltage. $\overline{\text{RESET}}$ also goes low during thermal shutdown. $\overline{\text{RESET}}$ is valid when the device is enabled and V_{IN} is above 4.5V.

Prebiased Output

When the device starts into a prebiased output, both the high-side and low-side switches are turned off so the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences first with the high-side switch. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference.

Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the device. When the junction temperature of the device exceeds +165°C, an on-chip thermal sensor shuts down the device, allowing the device to cool. The thermal sensor turns the device on again after the junction temperature cools by 10°C. Soft-start resets during thermal shutdown. Carefully evaluate the total power dissipation (see the [Power Dissipation](#) section) to avoid unwanted triggering of the thermal-overload protection in normal operation.

Applications Information

Input Capacitor Selection

The discontinuous input-current waveform of the buck converter causes large ripple currents in the input capacitor. The switching frequency, peak inductor current, and the allowable peak-to-peak voltage ripple that reflects back to the source dictate the capacitance requirement. The device's high switching frequency allows the use of smaller value input capacitors. X7R capacitors are recommended in industrial applications for their temperature stability. A minimum value of 1μF should be used for the input capacitor. Higher values help reduce the ripple on the input DC bus further. In applications where the source

is located distant from the device input, an electrolytic capacitor should be added in parallel to the 1μF ceramic capacitor to provide necessary damping for potential oscillations caused by the longer input power path and input ceramic capacitor.

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (R_{DCR}). The switching frequency and output voltage determine the inductor value as follows:

$$L = \frac{4.8 \times V_{\text{OUT}}}{f_{\text{SW}}}$$

where V_{OUT} and f_{SW} are nominal values.

Select a low-loss inductor closest to the calculated value with acceptable dimensions and having the lowest possible DC resistance. The saturation current rating (I_{SAT}) of the inductor must be high enough to ensure that saturation can occur only above the peak current-limit value ($I_{\text{PEAK-LIMIT}}$ (typ) = 0.76A for the device).

Output Capacitor Selection

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The output capacitor is usually sized to support a step load of 50% of the maximum output current in the application, so the output-voltage deviation is contained to ±3% of the output-voltage change.

For fixed 3.3V and 5V output voltage versions, connect a minimum of 10μF (1206) capacitor at the output. For adjustable output voltage versions, the output capacitance can be calculated as follows:

$$C_{\text{OUT}} = \frac{1}{2} \times \frac{I_{\text{STEP}} \times t_{\text{RESPONSE}}}{\Delta V_{\text{OUT}}}$$

$$t_{\text{RESPONSE}} \cong \frac{0.33}{f_{\text{C}}} + \frac{1}{f_{\text{SW}}}$$

where I_{STEP} is the load current step, t_{RESPONSE} is the response time of the controller, ΔV_{OUT} is the allowable output-voltage deviation, f_{C} is the target closed-loop cross-over frequency, and f_{SW} is the switching frequency. Select f_{C} to be 1/12th of f_{SW} . Derating of ceramic capacitors with DC-voltage must be considered while selecting the output capacitor. Derating curves are available from all major ceramic capacitor vendors.

Soft-Start Capacitor Selection

The MAX17501 implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to GND programs the soft-start period.

The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as follows:

$$C_{SS} \geq 19 \times 10^6 \times C_{SEL} \times V_{OUT}$$

The soft-start time (t_{SS}) is related to the capacitor connected at SS (C_{SS}) by the following equation:

$$t_{SS} = \frac{C_{SS}}{5.55 \times 10^{-6}}$$

Adjusting Output Voltage

The MAX17501A/E and MAX17501B/F have preset output voltages of 3.3V and 5.0V, respectively. Connect FB/VO directly to the positive terminal of the output capacitor (see the [Typical Applications Circuits](#)).

The MAX17501G/H offer an adjustable output voltage from 0.9V to 92% V_{IN} . Set the output voltage with a resistive voltage-divider connected from the positive terminal of the output capacitor (V_{OUT}) to GND (see [Figure 1](#)). Connect the center node of the divider to FB/VO. To optimize efficiency and output accuracy, use the following procedure to choose the values of R4 and R5:

For MAX17501G, select the parallel combination of R4 and R5, R_p to be less than 15k Ω . For the MAX17501H,

select the parallel combination of R4 and R5, R_p to be less than 30k Ω . Once R_p is selected, calculate R4 as:

$$R4 = \frac{R_p \times V_{OUT}}{0.9}$$

Calculate R5 as follows:

$$R5 = \frac{R4 \times 0.9}{(V_{OUT} - 0.9)}$$

Setting the Input Undervoltage Lockout Level

The device offers an adjustable input undervoltage-lockout level. Set the voltage at which the device turns on with a resistive voltage-divider connected from V_{IN} to GND (see [Figure 2](#)). Connect the center node of the divider to EN/UVLO.

Choose R1 to be 3.3M Ω , and then calculate R2 as:

$$R2 = \frac{R1 \times 1.218}{(V_{INU} - 1.218)}$$

where V_{INU} is the voltage at which the device is required to turn on. For adjustable output voltage devices, ensure that V_{INU} is higher than $0.8 \times V_{OUT}$. If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum 1k Ω is recommended to be placed between the signal source output and the EN/UVLO pin, to reduce voltage ringing on the line.




Figure 1. Setting the Output Voltage




Figure 2. Adjustable EN/UVLO Network

External Loop Compensation for Adjustable Output Versions

The MAX17501 uses peak current-mode control scheme and needs only a simple RC network to have a stable, high-bandwidth control loop for the adjustable output voltage versions. The basic regulator loop is modeled as a power modulator, an output feedback divider, and an error amplifier. The power modulator has DC gain $G_{MOD(dc)}$, with a pole and zero pair. The following equation defines the power modulator DC gain:

$$G_{MOD(dc)} = \frac{1}{\frac{1}{R_{LOAD}} + \frac{0.2}{V_{IN}} + \left(\frac{0.5 - D}{f_{SW} \times L_{SEL}} \right)}$$

where $R_{LOAD} = V_{OUT}/I_{OUT(MAX)}$, f_{SW} is the switching frequency, L_{SEL} is the selected output inductance, D is the duty ratio, $D = V_{OUT}/V_{IN}$.

The compensation network is shown in [Figure 3](#).

R_Z can be calculated as:

$$R_Z = 12000 \times f_C \times C_{SEL} \times V_{OUT}$$

where R_Z is in Ω . Choose f_C to be 1/12th of the switching frequency.

C_Z can be calculated as follows:

$$C_Z = \frac{C_{SEL} \times G_{MOD(dc)}}{R_Z}$$

C_P can be calculated as follows:

$$C_P = \frac{1}{\pi \times R_Z \times f_{SW}}$$

Power Dissipation

The exposed pad of the IC should be properly soldered to the PCB to ensure good thermal contact.

At a particular operating condition, the power losses that lead to temperature rise of the device are estimated as follows:

$$P_{LOSS} = (P_{OUT} \times (\frac{1}{\eta} - 1)) - (I_{OUT}^2 \times R_{DCR})$$

$$P_{OUT} = V_{OUT} \times I_{OUT}$$

where P_{OUT} is the output power, η is the efficiency of the device, and R_{DCR} is the DC resistance of the output inductor (refer to the *Typical Operating Characteristics* in the evaluation kit data sheets for more information on efficiency at typical operating conditions).

For a typical multilayer board, the thermal performance metrics for the 10-pin TDFN package are given as:

$$\theta_{JA} = 67.3^\circ\text{C/W}$$

$$\theta_{JC} = 18.2^\circ\text{C/W}$$

The junction temperature of the device can be estimated at any given maximum ambient temperature (T_{A_MAX}) from the following equation:

$$T_{J_MAX} = T_{A_MAX} + (\theta_{JA} \times P_{LOSS})$$

If the application has a thermal-management system that ensures that the exposed pad of the device is maintained at a given temperature (T_{EP_MAX}) by using proper heat sinks, then the junction temperature of the device can be estimated at any given maximum ambient temperature as:

$$T_{J_MAX} = T_{EP_MAX} + (\theta_{JC} \times P_{LOSS})$$

Junction temperature greater than $+125^\circ\text{C}$ degrades operating lifetimes.




Figure 3. External Compensation Network

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and stable operation. For a sample layout that ensures first-pass success, refer to the MAX17501 evaluation kit layouts available at www.maximintegrated.com. Follow these guidelines for good PCB layout:

- 1) All connections carrying pulsed currents must be very short and as wide as possible. The loop area of these connections must be made very small to reduce stray inductance and radiated EMI.
- 2) A ceramic input filter capacitor should be placed close to the V_{IN} pin of the device. The bypass capacitor for the V_{CC} pin should also be placed close to the V_{CC} pin. External compensation components should be placed close to the IC and far from the inductor. The feedback trace should be routed as far as possible from the inductor.
- 3) The analog small-signal ground and the power ground for switching currents must be kept separate. They should be connected together at a point where switching activity is at minimum, typically the return terminal of the V_{CC} bypass capacitor. The ground plane should be kept continuous as much as possible.
- 4) A number of thermal vias that connect to a large ground plane should be provided under the exposed pad of the device, for efficient heat dissipation.

Figure 4 and Figure 5 show the recommended component placement for MAX17501.




Figure 4. Recommended Component Placement for MAX17501A/B/E/F




Figure 5. Recommended Component Placement for MAX17501G/H

Typical Applications Circuits




Figure 6. MAX17501A/E Application Circuit (3.3V Output, 500mA Maximum Load Current, 600kHz Switching Frequency)




Figure 7. MAX17501B/F Application Circuit (5V Output, 500mA Maximum Load Current, 600kHz Switching Frequency)

MAX17501

60V, 500mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter




Figure 8. MAX17501G Application Circuit (12V Output, 500mA Maximum Load Current, 600kHz Switching Frequency)




Figure 9. MAX17501H Application Circuit (2.5V Output, 500mA Maximum Load Current, 300kHz Switching Frequency)

MAX17501

60V, 500mA, Ultra-Small, High-Efficiency,
Synchronous Step-Down DC-DC Converter

Ordering Information/Selector Guide

PART	PIN-PACKAGE	OUTPUT VOLTAGE (V)	SWITCHING FREQUENCY (kHz)	MODE
MAX17501AATB+	10 TDFN-EP*	3.3	600	PFM
MAX17501BATB+	10 TDFN-EP*	5	600	PFM
MAX17501EATB+	10 TDFN-EP*	3.3	600	PWM
MAX17501FATB+	10 TDFN-EP*	5	600	PWM
MAX17501GATB+	10 TDFN-EP*	Adjustable	600	PWM
MAX17501HATB+	10 TDFN-EP*	Adjustable	300	PWM

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 TDFN	T1032N+1	21-0429	90-0082

MAX17501

60V, 500mA, Ultra-Small, High-Efficiency, Synchronous Step-Down DC-DC Converter

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/12	Initial release	—
1	11/12	Added MAX17501A, MAX17501B, MAX17501G, MAX17501H to data sheet	1–22
2	1/13	Added explanation on detailed condition for $\overline{\text{RESET}}$	11, 14
3	7/13	Added output voltage accuracy for the MAX17501A and MAX17501B	3
4	8/14	Edited <i>General Description</i> , <i>Benefits and Features</i> , <i>Pin Description</i> , and <i>Adjusting Output Voltage</i> sections	1, 11, 15
5	11/14	Removed automotive references from <i>Applications</i> section	1
6	6/15	Added output voltage to <i>Typical Operating Characteristics</i> section	4–10, 14–17, 19, 20
7	7/16	Operating and junction temperature values updated	14–16

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.