■Minimum Instruction Cycle Time

- 250ns (12MHz at V_{DD}=3.0 to 5.5V)
- 750ns (4MHz at V_{DD}=2.4 to 5.5V)

■Temperature Range

• -30 to +70 degree Celsius

■Ports

• Normal withstand voltage I/O ports

Ports I/O direction can be designated in 1-bit units

71 (P0n, P1n, P2n, P30 to P34, P70 to P73, P8n, PAn, PRn, PCn, Pan, YT2, CF2)

PBn, PCn, Pen, XT2, CF2) 2 (XT1, CF1)

• Normal withstand voltage input port (Oscillator)

• Reset pin

Power pins

 $1(\overline{RES})$

6 (VSS1 to VSS3, VDD1 to VDD3)

■Timers

• Timer 0: 16-bit timer/counter with a capture register

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) + 8-bit counter (with a 8-bit capture register)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16-bit counter (with a 16-bit capture register)

• Timer 1: 16-bit timer/counter that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs) (toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)

- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle output)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle output)
- Base timer
 - 1) The clock is selectable from the sub-clock (32.768kHz crystal oscillation/slow RC oscillation), system clock, and prescaler output from timer 0.
 - 2) Interrupts are programmable in 5 different time schemes.
- Real time clock (RTC)
 - 1) Used with a base timer, it can be used as a century + year + month + day + hour + minute + second counter.
 - 2) Calendar counts up to December 31, 2799 with automatic leap-year calculation.

■High-speed Clock Counter

- Count clocks with a maximum clock rate of 24MHz (when main clock is 12MHz)
- Real-time output

■SIO

- SIO0: 8-bit synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baud rate generator (maximum transfer clock cycle = 4/3 tCYC)
 - 3) Automatic continuous data transmission (1 to 256 bits specifiable in 1 bit units, suspension and resumption of data transmission possible in 1 byte units)
 - 4) HOLD/X'tal HOLD mode release function by receiving 1-byte (8-bit clock)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baud rates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 TCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

■UART: 2 channels

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2-bit in continuous data transmission)
- Built-in baudrate generator

■Remote Control Receiver Circuit

- Noise rejection function on P73/INT3/T0IN pin (noise rejection filter's time constant can be selected from 1, 32 or 128 tCYC.)
- ■AD Converter: 12 bits × 16 channels
 - 12 bits/8 bits AD converter resolution selectable
- ■PWM: 4 channels
 - Multi frequency 12-bit PWM

■Clock Output Function

- Output clock with a frequency 1/1, 1/2, 1/4, 1/8, 1/16, 1/32 or 1/64 of the source clock of the system clock.
- Output clock of the sub-clock.

■Buzzer Output

• 2kHz or 4kHz buzzer output can be generated using base timer.

■Watchdog Timer

- Watchdog timer can generate interrupt or system reset.
- Two types of watchdog timers are available:
 - (1) External RC watchdog timer
 - (2) Base timer watchdog timer
- Watchdog timer with base timer can select only one period (1, 2, 4 or 8s) by the user option. Once set the watchdog timer period and start the watchdog timer, the period is not changeable.

■Interrupts

- 28 sources, 10 vector addresses
 - (1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - (2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/INT4/T0L
4	0001BH	H or L	INT3/INT5/Base timer0/ Base timer1/RTC
5	00023H	H or L	ТОН
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive/UART2 receive
8	0003BH	H or L	SIO1/UART1 transmit/UART2 transmit
9	00043H	H or L	ADC/T6/T7/PWM4, 5/SPI
10	0004BH	H or L	Port0/T4/T5/PWM0, 1

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- IFLG (List of interrupt source flag function)
 - (1) Shows a list of interrupt source flags that caused a branching to a particular vector address (shown in the table above).

■Subroutine Stack Levels

• 1024 levels (Stack is allocated in RAM)

■High-speed Multiplication/Division Instructions

16 bits×8 bits (5 tCYC execution time)
24 bits×16 bits (12 tCYC execution time)
16 bits÷8 bits (8 tCYC execution time)
24 bits÷16 bits (12 tCYC execution time)

■Oscillation Circuits

On-chip fast RC oscillation circuit
 On-chip slow RC oscillation circuit
 : For system clock
 : For system clock

CF oscillation circuit
 Crystal oscillation circuit
 For system clock, with built in Rf
 For low-speed system clock

• On-chip Frequency variable RC oscillation circuit : For system clock

- (1) Adjustable by $\pm 4\%$ (typical) step from selected center frequency
- (2) Frequency measurable by referencing input signal from XT1

■System Clock Divider Function

- Enables low power consumption operation
- The minimum instruction cycle selectable from 250ns, 500ns, 1.0μs, 2.0μs, 4.0μs, 8.0μs, 16.0μs, 32.0μs, and 64μs (at a main clock rate of 12MHz).

■Internal Reset Function

- Power-on reset (POR) function
 - (1) POR reset is generated only at power-on.
 - (2) The POR release level can be selected through option configuration.
- Low-voltage detection reset (LVD) function
 - (1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
 - (2) The use/no-use of the LVD function and the low voltage threshold level can be selected through option configuration.

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - (1) Oscillation is not halted automatically.
 - (2) There are three ways of resetting the HALT mode.
 - 1) Setting the reset pin to the lower level
 - 2) System resetting by watchdog timer
 - 3) Occurrence of an interrupt
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - (1) The CF, RC, crystal, and frequency variable RC oscillators automatically stop operation.
 - (2) There are five ways of resetting the HOLD mode.
 - 1) Setting the reset pin to the lower level
 - 2) System resetting by watchdog timer
 - 3) Setting at least one of the INT0, INT1, INT2, INT3, INT4, INT5 pins to the specified level
 - 4) Having an interrupt source established at port 0
 - 5) Having an interrupt source established in SPI receiving 1-byte (8-bit clock)
- X''tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - (1) The CF, RC, and frequency variable RC oscillators automatically stop operation.
 - (2) The state of crystal oscillation established when the X'tal HOLD mode is entered is retained.
 - (3) Power-save mode is available for even lower current consumption.
 - (4) There are seven ways of resetting the X'tal HOLD mode.
 - 1) Setting the reset pin to the low level
 - 2) System resetting by watchdog timer
 - 3) Setting at least one of the INT0, INT1, INT2, INT3, INT4, INT5 pins to the specified level
 - 4) Having an interrupt source established at port0
 - 5) Having an interrupt source established in the base timer circuit
 - 6) Having an interrupt source established in the RTC
 - 7) Having an interrupt source established in SPI receiving 1-byte (8-bit clock)

■On-chip Debugging Function (flash ROM version)

• Supports software debugging with the test device installed on the target board.

■Data Security Function (flash ROM version)

Protects the program data stored in flash memory from unauthorized read or copy.
 Note: The data security function does not necessarily provide an absolute data security.

■Shipping form

- QFP80 (14×14): Lead-free type
- TQFP80J (12×12): Lead-free type


■Development Tools

• On-chip-debugger: TCB87 TypeB + LC87F2C64A

Package Dimensions

unit: mm (typ)


3255




Package Dimensions

unit: mm (typ)

3290




Pin Assignment



QFP80 (14×14) "Lead-free type" TQFP80J (12×12) "Lead-free type"

System Block Diagram



Pin Description

Pin Name	I/O			Des	cription			Option
V _{SS} 1 to V _{SS} 3	-	- Power supply p	oin					No
V _{DD} 1 to V _{DD} 3	-	+ Power supply	pin					No
V1	-	Open	•					No
VDC	-	Open						No
CUP1, CUP2	_	Open						No
PORT 0	I/O	-						Yes
P00 to P07	1/0	8-bit I/O port I/O specifiable	in 1 hit units					res
1 00 10 1 07		Pull-up resistor		on and off in 1 b	nit units			
		HOLD release						
		Port 0 interrupt	-					
		Other functions:						
		P00: UART1 tr	ransmit					
		P01: UART1 re	eceive					
		P02: UART2 tr	ransmit					
		P03: UART2 re	eceive					
		P05: System c						
		P06: Timer 6 to						
DODT /	1/0	P07: Timer 7 to	oggle output					.,
PORT 1	I/O	8-bit I/O port	in A bitita					Yes
P10 to P17		I/O specifiablePull-up resistor		on and off in 1 h	sit unite			
		Other functions:	s can be turned	on and on in 1 b	in units.			
		P10: SIO0 data	a outout					
		P11: SIO0 data	· ·					
		P12: SIO0 cloc	•					
		P13: SIO1 data						
		P14: SIO1 data	a input/bus I/O					
		P15: SIO1 cloc	k I/O					
		P16: Timer 1P	WML output					
		P17: Timer 1P	WMH output/bee	eper output				
PORT 2	I/O	8-bit I/O port						Yes
P20 to P27		I/O specifiable						
		Pull-up resistor	s can be turned	on and off in 1 b	oit units.			
		Other functions:	T4:					
			*	release input/tim	•			
			•	input/timer 0H ca release input/tim	•			
			*	input/timer 0H ca	•			
		Interrupt ackno	•					
			Rising	Falling	Rising & Falling	H level	L level	
		INT4	Yes	Yes	Yes	No	No	
		INT5	Yes	Yes	Yes	No	No	
			· · · · · · · · · · · · · · · · · · ·					
PORT 3	I/O	• 5-bit I/O port						Yes
P30 to P34		I/O specifiable						
		Pull-up resistor	s can be turned	on and off in 1 b	it units.			
		Other functions:						
		P30: PWM4 ou	•					
		P31: PWM5 ou	•			Fig. 1		
		P32 (DBGP0) 1	to P34 (DBGP2)	: On-chip-debug	ger port (Only on	riasn version)		

Continued on next page.

Continued from preceding page.

Pin Name	I/O			Des	cription			Option
PORT 7	I/O	• 4-bit I/O port						No
P70 to P73		 I/O specifiable 	in 1 bit units					
		 Pull-up resistor 	rs can be turned	on and off in 1 b	it units.			
		Other functions:						
		P70: INT0 inpu	ut/HOLD release	input/timer 0L c	apture input			
		/watchdo	g timer output					
		P71: INT1 inpu	ut/HOLD release	input/timer 0H o	apture input			
		P72: INT2 inpu	ut/HOLD release	input/timer 0 ev	ent input			
		/timer 0L	capture input/hig	gh speed clock o	ounter input			
		P73: INT3 inpu	ut (with noise filte	er)/ HOLD releas	e input			
		/timer 0 e	event input/timer	0H capture inpu	t			
		• Interrupt ackno	wledge type					
			Rising	Falling	Rising & Falling	H level	L level	
		INT0	Yes	Yes	No	Yes	Yes	
		INT1	Yes	Yes	No	Yes	Yes	
		INT2	Yes	Yes	Yes	No	No	
		INT3	Yes	Yes	Yes	No	No	
		1413	100	100	1 103	110	140	
PORT 8	I/O	• 8-bit I/O port						No
P80 to P87	1/0	I/O specifiable	in 1 bit unite					140
. 50 10 1 01		Other functions:						
			I0 to AN7): AD c	onverter innut				
PORT A	I/O	• 8-bit I/O port	10 10 71117). 710 0	onverter input				Yes
PA0 to PA7	1/0	I/O specifiable	in 1 hit unite					163
1 70 10 1 71		Pull-up resistor		on and off in 1 h	sit unite			
		Other functions:	s can be turned	on and on in it	nt uriits.			
			M/MO output					
		PA0 to PA3: P	•					
DODT D	1/0	PA4 to PA7: P	vvivi1 output					V
PORT B	I/O	• 8-bit I/O port						Yes
PB0 to PB7		I/O specifiable						
		Pull-up resistor	rs can be turned	on and off in 1 b	oit units.			
		Other functions:						
DODT 0	1/0	,	N8 to AN15): AE	converter input				
PORT C	I/O	• 8-bit I/O port						Yes
PC0 to PC7		I/O specifiable						
		Pull-up resistor	rs can be turned	on and off in 1 b	it units.			
PORT E	I/O	• 4-bit I/O port						Yes
PE0 to PE3		I/O specifiable						
		Pull-up resistor			it units.			
RES	I/O	External reset in	put pin/Internal	reset output pin				No
XT1	1	• Input for 32.76	8kHz crystal osc	illation				No
		Other functions:						
		 General purp 	ose input port					
		*Connect to V	DD1 when the po	ort is not used.				
XT2	I/O	Output for 32.7	68kHz crvstal o	scillation				No
		Other functions:	-					
		General-purp	ose I/O port					
			•	de and kept oper	n if not to be used	L		
CF1	ı	Input for ceram						No
		Other functions:						
		General purp	ose innut port					
			DD1 when the po	ort is not used				
050				ore is not used.				
CF2	I/O	Output for cera	amic resonator					No
		Other functions:						
		 General-purp 						
	1	*Must be set for	or oscillation mod	de and kept oper	n if not to be used	l.		1

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up/down resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option Selected iIn Units of	Option Type	Output Type	Pull-Up Resistor
P00 to P07	41.5	1	CMOS	Programmable
	1bit	2	Nch-open drain	Programmable
P10 to P17	464	1	CMOS	Programmable
	1bit	2	Nch-open drain	Programmable
P20 to P27	41.5	1	CMOS	Programmable
	1bit	2	Nch-open drain	Programmable
P30 to P34	41.9	1	CMOS	Programmable
	1bit	2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	Nch-open drain	No
PA0 to PA7	41.5	1	CMOS	Programmable
	1bit	2	Nch-open drain	Programmable
PB0 to PC7	41.5	1	CMOS	Programmable
	1bit	2	Nch-open drain	Programmable
PC0 to PC7		1	CMOS	Programmable
	1bit	2	Nch-open drain	Programmable
PE0 to PE3	41.5	1	CMOS	Programmable
	1bit	2	Nch-open drain	Programmable
XT2	-	No	32.768kHz crystal oscillator output or Nch-open drain when selected as normal port	No
CF2	-	No	Ceramic resonator output or Nch-open drain when selected as normal port	No

User Option Table


Option Name	Option to be Applied on	Mask-ROM Version*1	Flash-ROM Version	Option Selected in Units of	Option Selection
Port output type	P00 to P07				CMOS
		Yes	Yes	1 bit	Nch-open drain
	P10 to P17				CMOS
		Yes	Yes	1 bit	Nch-open drain
	P20 to P27	.,	.,		CMOS
		Yes	Yes	1 bit	Nch-open drain
	P30 to P34	.,	.,		CMOS
		Yes	Yes	1 bit	Nch-open drain
	PA0 to PA7	.,	.,		CMOS
		Yes	Yes	1 bit	Nch-open drain
	PB0 to PB7	.,	.,		CMOS
		Yes	Yes	1 bit	Nch-open drain
	PC0 to PC7				CMOS
		Yes	Yes	1 bit	Nch-open drain
	PE0 to PE3	.,	.,		CMOS
		Yes	Yes	1 bit	Nch-open drain
Program start	-		.,		0000H
address		No*2	Yes	-	FE00H
Base timer Watchdog	Watchdog timer				1s
timer	period		V.		2s
		Yes	Yes	-	4s
					8s
Low-Voltage	Detection level				
detect function	(Enable)				
		-	Yes	-	
	Power-on reset level				
	(Disable)				
		-	Yes	-	

^{*1:} The option selection cannot to be changed after the mask is created.

^{*2:} Program start address for the mask-ROM version is 0000H.

- *Note1: Connect the IC as shown below to minimize the noise input to the V_{DD}1. Be sure to electrically short the V_{SS}1, V_{SS}2 and V_{SS}3 pins.
- *Note2: The internal memory is sustained by $V_{DD}1$. If none of $V_{DD}2$ and $V_{DD}3$ are backed up, the high level output at the ports are unstable in the HOLD backup mode, allowing through current to flow into the input buffer and thus shortening the backup time. Make sure that the port outputs are held at the low level in the HOLD backup mode.

Example of power connection when power-save mode is used



Absolute Maximum Ratings at Ta=25°C, $V_{SS}1=V_{SS}2=V_{SS}3=0V$

							Spec	ification	
	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Max	imum supply voltage	V _{DD} max	V _{DD} 1, V _{DD} 2, V _{DD} 3	• V _{DD} 1=V _{DD} 2=V _{DD} 3	ם משני	-0.3	71	+6.5	
Inpu	t voltage	VI	XT1, CF1, RES	55 55 55		-0.3		V _{DD} +0.3	l
Inpu	t/output voltage	VIO	Ports 0, 1, 2, 3, 7, 8, A, B, C, E, XT2, CF2			-0.3		V _{DD} +0.3	V
	Peak output current	IOPH(1)	Ports 0, 1, 2, 3, A, B, C, E	CMOS output select Per 1 applicable pin		-10			
		IOPH(2)	P71, P72, P73	Per 1 applicable pin		-5			
	Mean output current	IOMH(1)	Ports 0, 1, 2, 3, A, B, C, E	CMOS output select Per 1 applicable pin		-7.5			
nt	(Note 1-1)	IOMH(2)	P71, P72, P73	Per 1 applicable pin		-3			
urre	Total output	$\Sigma IOAH(1)$	Port 0, P14 to P17	Total of all applicable pins		-25			
ut c	current	Σ IOAH(2)	Port 3, A	Total of all applicable pins		-25			
el outp		Σ IOAH(3)	Port 0, 3, A	Total of all applicable pins		-45			
High level output current		∑IOAH(4)	P14 to P17 Port 2 P10 to P13,PE3	Total of all applicable pins		-25			
		∑IOAH(5)	Port B, C, PE0 to PE2	Total of all applicable pins		-25			
		∑IOAH(6)	Port 2, B, C, E P10 to P13	Total of all applicable pins		-45			
		∑IOAH(7)	P71, P72, P73	Total of all applicable pins		-5			
	Peak output	IOPL(1)	Ports 0, 1, 2, 3, A, B, C, E	Per 1 applicable pin				20	
	current	IOPL(2)	Port 7, 8 XT2, CF2	Per 1 applicable pin				10	mA
	Mean output	IOML(1)	Ports 0, 1, 2, 3, A, B, C, E	Per 1 applicable pin				15	
	current (Note 1-1)	IOML(2)	Port 7, 8 XT2, CF2	Per 1 applicable pin				7.5	
٦t	Total output	∑IOAL(1)	Port 0, P14 to P17	Total of all applicable pins				45	
urre	current	Σ IOAL(2)	Port 3, A	Total of all applicable pins				45	
utput cı		$\Sigma IOAL(3)$	Port 0, 3, A P14 to P17	Total of all applicable pins				80	
Low level output current		∑IOAL(4)	Port 2 P10 to P13, PE3	Total of all applicable pins				45	
Low		∑IOAL(5)	Port B, C, PE0 to PE2	Total of all applicable pins				45	
		∑IOAL(6)	Port 2, B, C,E P10 to P13	Total of all applicable pins				80	
		ΣIOAL(7)	Port 7, XT2	Total of all applicable pins				15	1
		Σ IOAL(8)	Port 8, CF2	Total of all applicable pins				15	1
		Σ IOAL(9)	Port 7, 8, XT2, CF2	Total of all applicable pins				20	1
Pow	er dissipation	Pd max(1)	QFP80	• Ta=-30 to +70°C					
	·	. ,		Package only				T.B.D	
				Ta=-30 to +70°C Package with thermal resistance board Ta=-30 to +70°C Package with thermal resistance board				T.B.D	
		Pd max(2)	TQFP80J	(Note 1-2) • Ta=-30 to +70°C				T.B.D	mW
				Package only Ta=-30 to +70°C Package with thermal resistance board (the color of the color of t				T.B.D	
•	rating ambient	Topr		(Note 1-2)		-30		+70	
Stora	age ambient perature	Tstg				-55		+125	°C

Note 1-1: The mean output current is a mean value measured over 100ms.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Allowable Operating Conditions at Ta=-30 to $+70^{\circ}$ C, $V_{SS}1=V_{SS}2=V_{SS}3=0V$

Doromotor	Cumbal	Din/Domonto	Conditions			Specif	ication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating supply	V _{DD} (1)	V _{DD} 1=V _{DD} 2	● 0.245μs≤tCYC≤200μs		3.0		5.5	
voltage (Note 2-1)	V _{DD} (2)	=V _{DD} 3	• 0.735μs≤tCYC≤200μs		2.4		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1	RAM and register contents sustained in HOLD mode.		2.2		5.5	
High level input voltage	V _{IH} (1)	Ports 0, 1, 2, 3, 8, A, B, C, E, P71, P72, P73 P70 port input /interrupt side	Output disabled	2.4 to 5.5	0.3V _{DD} +0.7		V_{DD}	
	V _{IH} (2)	Port 70 watchdog timer side	Output disabled	2.4 to 5.5	0.9V _{DD}		V_{DD}	V
	V _{IH} (3)	XT1, XT2, CF1, CF2, RES		2.4 to 5.5	0.75V _{DD}		V_{DD}	
Low level input voltage	V _{IL} (1)	Ports 0, 1, 2, 3, 8, A, B, C, E, P71, P72, P73 P70 port input /interrupt side	Output disabled	2.4 to 5.5	V _{SS}		0.1V _{DD} +0.4	
	V _{IL} (2)	Port 70 watchdog timer side	Output disabled	2.4 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (3)	XT1, XT2, CF1, CF2, RES		2.4 to 5.5	VSS		0.25V _{DD}	
Instruction cycle	tCYC			3.0 to 5.5	0.245		200	
time (Note 2-1)	(Note 2-2)			2.4 to 5.5	0.735		200	μs
External system clock frequency	FEXCF	CF1	CF2 pin open System clock frequency division ratio = 1/1	3.0 to 5.5	0.1		12	
			• External system clock duty = 50±5%	2.4 to 5.5	0.1		4	NAL 1-
			CF2 pin open System clock frequency division ratio = 1/2	3.0 to 5.5	0.2		24	MHz
			• External system clock duty = 50±5%	2.4 to 5.5	0.2		8	
Oscillation frequency range	FmCF(1)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		12		
(Note 2-3)	FmCF(2)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.4 to 5.5		4		
	FmVMRC(1)		 Frequency variable RC source oscillation VMRAJ2 to 0 = 4 VMFAJ2 to 0 = 0 VMSL4M = 0 	3.0 to 5.5		10		MHz
	FmVMRC(2)		Frequency variable RC source oscillation VMRAJ2 to 0 = 4 VMFAJ2 to 0 = 0 VMSL4M=1	2.4 to 5.5		4		
	FmRC		Internal fast RC oscillation	2.4 to 5.5		500		
	FsRC		Internal slow RC oscillation	2.4 to 5.5		50		kHz
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 2.	2.4 to 5.5		32.768		

Note 2-1: $V_{\mbox{DD}}$ must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-3: See Table 1, 2 for the oscillation constants

Continued on next page.

Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.

Continued from preceding page.

Parameter	Cumhal	Pin/Remarks	Conditions			Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Frequency variable RC oscillation	OpVMRC(1)		• VMSL4M=0	3.0 to 5.5	8	10	12	MHz
usable range	OpVMRC(2)		• VMSL4M=1	2.4 to 5.5	3.5	4	4.5	IVITZ
Frequency variable RC oscillation	VmADJ(1)		1 step of VMRAJn (large range)	2.4 to 5.5	8	24	64	0/
adjustment range	VmADJ(2)		1 step of VMFAJn (small range)	2.4 to 5.5	1	4	8	%

Electrical Characteristics at Ta=-30 to +70°C, $V_{SS}1=V_{SS}2=V_{SS}3=0V$

Doromotor	Symbol	Pin/Remarks	Conditions			Specific	ation	•
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2, 3, 7, 8, A, B, C, E	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	2.4 to 5.5			1	
	I _{IH} (3)	RES	• V _{IN} =V _{DD}	2.4 to 5.5			1	Ì
	I _{IH} (4)	XT1, XT2 CF1, CF2	Configured as input ports VIN=VDD	2.4 to 5.5			1	
	I _{IH} (5)	CF1	• V _{IN} =V _{DD}	2.4 to 5.5			15] .
Low level input current	l ₁ L(1)	Ports 0, 1, 2, 3, 7, 8, A, B, C, E	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	2.4 to 5.5	-1			μΑ
	I _{IL} (2)	RES	• V _{IN} =V _{SS}	2.4 to 5.5	-1			
	I _{IL} (3)	XT1, XT2 CF1, CF2	Configured as input ports VIN=VSS	2.4 to 5.5	-1			
	I _{IL} (4)	CF1	• V _{IN} =V _{SS}	2.4 to 5.5	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2, 3,	• I _{OH} =-1.0mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)	A, B, C	• I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		• I _{OH} =-0.2mA	2.4 to 5.5	V _{DD} -0.4			
	V _{OH} (4)	P71, P72, P73	• I _{OH} =-0.4mA	3.0 to 5.5	V _{DD} -0.4			
	V _{OH} (5)		• I _{OH} =-0.2mA	2.4 to 5.5	V _{DD} -0.4			
	V _{OH} (6)	P30, P31, Port A	• I _{OH} =-10mA	4.5 to 5.5	V _{DD} -1.5			
	V _{OH} (7)	(using as PWM)	• I _{OH} =-1.6mA	3.0 to 5.5	V _{DD} -0.4			V
	V _{OH} (8)		• I _{OH} =-1.0mA	2.4 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2, 3,	• I _{OL} =10mA	4.5 to 5.5			1.5	
voltage	V _{OL} (2)	A, B, C, E	• I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (3)		• I _{OL} =1.0mA	2.4 to 5.5			0.4	
	V _{OL} (4)	Port 7, 8	• I _{OL} =1.6mA	3.0 to 5.5			0.4	
	V _{OL} (5)	XT2, CF2	• I _{OL} =1.0mA	2.4 to 5.5			0.4	
Pull-up resistance	Rpu	Ports 0, 1, 2, 3, 7, A, B, C, E	• V _{OH} =0.9V _{DD}	4.5 to 5.5 2.4 to 4.5	15 25	40 70	70 150	kΩ
Hysteresis voltage	VHYS	Ports 0, 1, 2, 3, 7, A, RES		2.4 to 5.5		0.1V _{DD}		V
Pin capacitance	СР	All pins	f=1MHz Ta=25°C For pins other than that under test: V _{IN} =V _{SS}	2.4 to 5.5		10		pF

Serial I/O Characteristics at Ta=-30 to +70°C, VSS1=VSS2=VSS3=0V

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

	Dos	romotor.	Symbol	Pin/Remarks	Conditions			Spec	fication	
	Par	ameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 6.		2			
		Low level pulse width	tSCKL(1)				1			
	lock	High level	tSCKH(1)				1			
Serial clock	Input clock	pulse width	tSCKHA(1)		Continuous data transmission/reception mode See Fig. 6. (Note 4-1-2)	2.4 to 5.5	4			tCYC
erial		Frequency	tSCK(2)	SCK0(P12)	CMOS output selected		4/3			
S	¥	Low level pulse width	tSCKL(2)		• See Fig. 6.			1/2		
	cloc	High level	tSCKH(2)					1/2		
	Output clock	pulse width	tSCKHA(2)		Continuous data transmission/reception mode CMOS output selected See Fig. 6.	2.4 to 5.5	tSCKH(2) +2tCYC		tSCKH(2) +(10/3) tCYC	tSCK
Serial	Data	setup time	tsDI	SB0(P11), SI0(P11)	Must be specified with respect to rising edge		0.03			
Serial	Data	hold time	thDI		of SIOCLK. • See Fig. 6.	2.4 to 5.5	0.03			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-3)				(1/3)tCYC +0.05	
Serial output	ndul		tdD0(2)		Synchronous 8-bit mode (Note 4-1-3)	2.4 to 5.5			1tCYC +0.05	μs
Se	Output clock		tdD0(3)		(Note 4-1-3)				(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: When using serial clock input under continuous data transmission/reception mode, the time from SI0RUN is set while serial clock is "H" to the first falling edge of serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

	_			D: /D	0 1111			Sp	ecification	
	Par	ameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(3)	SCK1(P15)	• See Fig. 6.	2.4 to 5.5	2			
	Input clock	Low level	tSCKL(3)				1			
	ont	pulse width								tCYC
Serial clock	<u>r</u>	High level	tSCKH(3)				1			
<u>ਕ</u>		pulse width	1001((1)	00((1/015)	01400	0.41.55				
Seri	쑹	Frequency	tSCK(4)	SCK1(P15)	CMOS output	2.4 to 5.5	2			
	Output clock	Low level	tSCKL(4)		selected • See Fig. 6.			1/2		
	ndır	pulse width	10014111	4	Gee rig. o.					tSCK
	õ	High level pulse width	tSCKH(4)					1/2		
	Data	setup time	tsDI(2)	SB1(P14),	Must be specified	2.4 to 5.5				
Serial input	Data	ootup umo	1051(2)	SI1(P14)	with respect to	2.1100.0	0.03			
<u>⊒</u> .	Data	hold time	thDI(2)	† ` ′	rising edge of					
Seri					SIOCLK.		0.03			
					• See Fig. 6.					
	Outp	ut delay time	tdD0(4)	SO1(P13),	 Must be specified 	2.4 to 5.5				
				SB1(P14)	with respect to					
					falling edge of					μs
ţ					SIOCLK.					•
outp					Must be specified				(1/3)tCYC	
Serial output					as the time to the				+0.05	
Se					beginning of output state					
					change in open					
					drain output mode.					
					• See Fig. 6.					

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Pulse Input Conditions at Ta=-30 to +70°C, $V_{SS}1=V_{SS}2=V_{SS}3=0V$

6	0	D' (D	0 - 155			Specif	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level	tPIH(1)	INT0(P70)	Interrupt source flag can be set.					
pulse width	tPIL(1)	INT1(P71)	Event inputs for timer 0 or 1 are					
		INT2(P72)	enabled.	2.4 to 5.5	1			
		INT3(P73)		2.4 to 5.5	'			
		INT4(P20 to P23)						
		INT5(P24 to P27)						
	tPIH(2)	INT3(P73) when	Interrupt source flag can be set.					
	tPIL(2)	noise filter time	Event inputs for timer 0 are	2.4 to 5.5	2			
		constant is 1/1	enabled.					tCYC
	tPIH(3)	INT3(P73) when	Interrupt source flag can be set.					
	tPIL(3)	noise filter time	Event inputs for timer 0 are	2.4 to 5.5	64			
		constant is 1/32	enabled.					
	tPIH(4)	INT3(P73) when	Interrupt source flag can be set.					
	tPIL(4)	noise filter time	Event inputs for timer 0 are	2.4 to 5.5	256			
		constant is 1/128	enabled.					
	tPIH(5)	NKIN(P72)	High speed clock counter	2.4 to 5.5	1/12			
	tPIL(5)		countable	2.4 (0 5.5	1/12			
	tPIL(6)	RES	External reset input mode	2.4 to 5.5	200			
			Resetting is enabled	2.4 10 5.5	200			μs

AD Converter Characteristics at VSS1=VSS2=VSS3=0V

<12bits AD Converter Mode / Ta=-30 to +70°C>

Danamatan	Symbol Pin/Remarks		O a malistic man		Specification			
Parameter			Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P80) to		3.0 to 5.5		12		bit
Absolute accuracy	ET	AN7(P87)	(Note 6-1)	3.0 to 5.5			±16	LSB
Conversion time	tCAD	AN8(PB0) to AN15(PB7)	See Conversion time calculation	4.0 to 5.5	32		115	
		ANTS(FB7)	formulas. (Note 6-2)	3.0 to 5.5	64		115	μs
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V_{DD}	V
Analog port input	IAINH		• VAIN=V _{DD}	3.0 to 5.5			1	
current	IAINL		• VAIN=V _{SS}	3.0 to 5.5	-1			μA

<8bits AD Converter Mode / Ta=-30 to +70°C>

Parameter	Cumbal	Pin/Remarks	Conditions		Specification			
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P80) to		3.0 to 5.5		8		bit
Absolute accuracy	ET	AN7(P87)	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	tCAD	AN8(PB0) to AN15(PB7)	See Conversion time calculation	4.0 to 5.5	20		95	
		ANTO(FB7)	formulas. (Note 6-2)	3.0 to 5.5	40		95	μs
Analog input voltage range	VAIN			3.0 to 5.5	V _{SS}		V_{DD}	٧
Analog port input	IAINH		• VAIN=V _{DD}	3.0 to 5.5			1	
current	IAINL		• VAIN=V _{SS}	3.0 to 5.5	-1			μΑ

Conversion time calculation formulas:

12bits AD Converter Mode : $TCAD(Conversion\ time) = ((52/(AD\ division\ ratio))+2)\times(1/3)\times tCYC$ 8bits AD Converter Mode : $TCAD(Conversion\ time) = ((32/(AD\ division\ ratio))+2)\times(1/3)\times tCYC$

External oscillation	Operating supply voltage range	System division ratio	Cycle time	AD division ratio	AD conversion time (TCAD)		
(FmCF)	(V _{DD})	(SYSDIV)	(tCYC)	(ADDIV)	12bit AD	8bit AD	
OF 40MH-	4.0V to 5.5V	1/1	250ns	1/8	34.8μs	21.5μs	
CF-12MHz	3.0V to 5.5V	1/1	250ns	1/16	69.5μs	42.8μs	
CF-4MHz	3.0V to 5.5V	1/1	750ns	1/8	104.5μs	64.5μs	

Note 6-1: The quantization error $(\pm 1/2LSB)$ must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.

Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Power-on Reset (POR) Characteristics at Ta=-30 to +70°C, VSS1=VSS2=VSS3=0V

D	0	Pin/Remarks	Conditions r			Specific	ation	
Parameter			Option selected voltage	min	typ	max	unit	
POR release	PORRL		Select from option.	1.67V		1.67		
voltage			(Note 7-1)	1.97V		1.97		
				2.07V		2.07		
				2.37V		2.37		
				2.57V		2.57		V
				2.87V		2.87		·
				3.86V		3.86		
				4.35V		4.35		
Detection voltage unknown state	POUKS		• See Fig. 8. (Note 7-2)			0.7	0.95	
Power supply rise time	PORIS		Power supply rise time from 0V to x V.				100	ms

Note7-1: The POR release level can be selected out of 7 levels only when the LVD reset function is disabled.

Note7-2: POR is in an unknown state before transistors start operation.

Low Voltage Detection Reset (LVD) Characteristics at Ta=-30 to +70°C, VSS1=VSS2=VSS3=0V

5		5: /5	0 1111			Specific	ation	on	
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit	
LVD reset	LVDET		Select from option.	1.91V		1.91			
Voltage			(Note 8-1)	2.01V		2.01			
(Note 8-2)			(Note 8-3) • See Fig. 9.	(Note 8-3)	2.31V		2.31		
			• See Fig. 9.	2.51V		2.51		V	
				2.81V		2.81			
				3.79V		3.79			
				4.28V		4.28			
LVD hysteresis width	LVHYS			1.91V		55			
				2.01V		55			
				2.31V		55			
				2.51V		55		mV	
				2.81V		60			
				3.79V		65			
				4.28V		65			
Detection voltage unknown state	LVUKS		• See Fig. 9. (Note 8-4)			0.7	0.95	٧	
Low voltage detection minimum width (Reply sensitivity)	TLVDW		• LVDET-0.5V • See Fig. 10.		0.2			ms	

Note8-1: The LVD reset level can be selected out of 7 levels only when the LVD reset function is enabled.

Note8-2: LVD reset voltage specification values do not include hysteresis voltage.

Note8-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note8-4: LVD is in an unknown state before transistors start operation.

$\textbf{Consumption Current Characteristics} \ \ at \ Ta = -30 ^{\circ}C \ \ to \ +70 ^{\circ}C, \ V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V_{SS} = 0.$

Parameter Symbol		Pin/	Conditions		Specification			
Farameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Current consumption during normal	IDDOP(1)	$V_{DD}1$ = $V_{DD}2$ = $V_{DD}3$	FmCF=12MHz Ceramic resonator oscillation FsX'tal=32.768kHz crystal oscillation Frequency variable RC oscillation stopped.	4.5 to 5.5		8.4	22.1	
operation (Note 9-1)			Internal RC oscillation stopped. System clock: CF oscillation 12MHz Divider: 1/1	3.0 to 3.6		4.9	12.1	
	IDDOP(2)		FmCF=4MHz Ceramic resonator oscillation FsX'tal=32.768kHz crystal oscillation Frequency variable RC oscillation stopped.	4.5 to 5.5		3.5	10.0	
			Internal RC oscillation stopped. System clock: CF oscillation 4MHz Divider: 1/1	2.4 to 3.6		2.8	6.3	
	IDDOP(3)		FmCF=0Hz (No oscillation) FsX'tal=32.768kHz crystal oscillation FmVMRC=10MHz Frequency variable RC oscillation	4.5 to 5.5		6.9	16.6	mA
			Internal RC oscillation stopped. System clock: Frequency variable RC oscillation 10MHz Divider :1/1	2.4 to 3.6		4.2	101	
	IDDOP(4)		FmCF=0Hz (No oscillation) FsX'tal=32.768kHz crystal oscillation FmVMRC=4MHz Frequency variable RC oscillation	4.5 to 5.5		2.8	8.5	
			Internal RC oscillation stopped. System clock: Frequency variable RC oscillation 4MHz Divider :1/1	2.4 to 3.6		2.5	5.4	
	IDDOP(5)		FmCF=0Hz (No oscillation) FsX'tal=32.768kHz crystal oscillation Frequency variable RC oscillation stopped.	4.5 to 5.5		400	1000	
			Internal RC oscillation=Fast RC oscillation System clock: Fast RC oscillation Divider :1/1	2.4 to 3.6		300	600	μА
	IDDOP(6)		FmCF=0Hz (No oscillation) FsX'tal=32.768kHz crystal oscillation Frequency variable RC oscillation stopped.	4.5 to 5.5		74	269.4	μΑ
	•1	Internal RC oscillation stopped. System clock: 32.768kHz Divider:1/1	2.4 to 3.6		26.1	110.1		

Note 9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Pin/	Pin/ Conditions			Specific	ation	
Farameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Current consumption during HALT mode	IDDHALT(1)	$V_{DD}1$ $= V_{DD}2$ $= V_{DD}3$	HALT mode • FmCF=12MHz Ceramic resonator oscillation • FsX'tal=32.768kHz crystal oscillation • Frequency variable RC oscillation stopped.	4.5 to 5.5		3.3	8.4	
(Note 9-1)			Internal RC oscillation stopped. System clock: CF oscillation 12MHz Divider: 1/1	3.0 to 3.6		1.7	4.3	
	IDDHALT(2)		HALT mode FmCF=4MHz Ceramic resonator oscillation FsX'tal=32.768kHz crystal oscillation Frequency variable RC oscillation stopped.	4.5 to 5.5		0.3	4.1	
			Internal RC oscillation stopped. System clock: CF oscillation 4MHz Divider: 1/1	2.4 to 3.6		0.1	1.8	
	IDDHALT(3)		HALT mode • FmCF=0Hz (No oscillation) • FsX'tal=32.768kHz crystal oscillation • FmVMRC=10MHz Frequency variable RC oscillation	4.5 to 5.5		2.3	5.8	mA
			Internal RC oscillation stopped. System clock: Frequency variable RC oscillation 10MHz Divider :1/1	2.4 to 3.6		1.3	3.2	
	IDDHALT(4)		HALT mode • FmCF=0Hz (No oscillation) • FsX'tal=32.768kHz crystal oscillation • FmVMRC=4MHz Frequency variable RC oscillation	4.5 to 5.5		1.0	2.5	
			Internal RC oscillation stopped. System clock: Frequency variable RC oscillation 4MHz Divider:1/1	2.4 to 3.6		0.5	1.3	
	IDDHALT(5)		HALT mode • FmCF=0Hz (No oscillation) • FsX'tal=32.768kHz crystal oscillation	4.5 to 5.5		200	500	
			Frequency variable RC oscillation stopped. Internal RC oscillation=Fast RC oscillation System clock: Fast RC oscillation Divider :1/1	2.4 to 3.6		100	200	
	IDDHALT(6)		HALT mode • FmCF=0Hz (No oscillation) • FsX'tal=32.768kHz crystal oscillation	4.5 to 5.5		57.2	230.9	μΑ
			Frequency variable RC oscillation stopped. Internal RC oscillation stopped. System clock: 32.768kHz Divider:1/1	2.4 to 3.6		13.6	83.2	

Note 9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Continued on next page.

Continued from preceding page

D	Coursele a l	Pin/	Condition			Specific	ation	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Current consumption during HOLD	IDDHOLD(1)	V _{DD} 1 = V _{DD} 2 = V _{DD} 3	HOLD mode CF1=V _{DD} or open (when using external clock)	4.5 to 5.5		0.1	52	
mode (Note 9-1)		_ 1003	(when using external clock)	2.4 to 3.6		0.04	22	
Current consumption	IDDHOLD(3)		Date/time clock HOLD mode • CF1=V _{DD} or open (when using external clock)	4.5 to 5.5		49.9	213	μΑ
during Date/time			FmX'tal=32.768kHz crystal oscillation Normal mode	2.4 to 3.6		9.6	73.4	
clock HOLD mode	IDDHOLD(4)		Date/time clock HOLD mode • CF1=V _{DD} or open (when using external clock)	4.5 to 5.5		1.0	94.3	
(Note 9-1)			FmX'tal=32.768kHz crystal oscillation Power save mode	2.4 to 3.6		0.76	39.3	

Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

F-ROM Programming Characteristics at $Ta = +10^{\circ}C$ to $+55^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$

Danamatan	Symbol Pin/Remarks		O and distance		Specification			
Parameter Symbol Pin/R	Pin/Remarks	Pin/Remarks Conditions		min	typ	max	unit	
Onboard programming current	IDDFW	V _{DD} 1	Current of the Flash module	3.0 to 5.5		5	10	mA
Programming	tFW(1)		Erase time	204-55		20	30	ms
time	tFW(2)		Program time	3.0 to 5.5		40	60	μs

UART (Full Duplex) Operating Conditions at $Ta = -30^{\circ}C$ to $+70^{\circ}C$, $V_{SS}1 = V_{SS}2 = V_{SS}3 = 0V$


Doromotor	O. made at	Dia/Damania	0		Specification				
Parameter	Parameter Symbol Pin/Remarks		Conditions	V _{DD} [V]	min	typ	max	unit	
Transfer rate	UBR	UTX1(P00), URX1(P01)		2.4 to 5.5	16/3		8192/3	tCYC	
		UTX2(P02), URX2(P03)	JRX2(P03)		10/3		0192/3	icic	

Data length: 7, 8, and 9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: None

Example of Continuous 8-bit Data Transmission Mode Processing (first transmit data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (first receive data=55H)



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1. Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal Vendor Name		Oscillator Name	Circuit Constant				Operating Voltage		lation tion Time	Damada
			C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [ms]	max [ms]	Remarks
			[bi]	[bi]	[22]	[22]	[1]	[iii3]	[iiio]	

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after V_{DD} goes above the operating voltage lower limit (see Figure 4).

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table2. Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal		Oscillator	Circuit Constant				Operating Voltage	Oscillation Stabilization Time		Damada
Frequency	Vendor Name	Name	C1	C2	Rf	Rd	Range	typ	max	Remarks
			[pF]	[pF]	[Ω]	[Ω]	[V]	[s]	[s]	
32.768kHz										

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Figure 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.





Figure 1 Ceramic Oscillation Circuit


Figure 2 Crystal Oscillation Circuit



Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stable Time



HOLD Release Signal and Oscillation Stable Time

Figure 4 Oscillation Stabilization Times



Note:

External circuits for reset may vary depending on the usage of POR and LVD. Please refer to the user's manual for more information.

Figure 5 Reset Circuit




Figure 6 Serial I/O Output Waveforms




Figure 7 Pulse Input Timing Signal Waveform




Figure 8 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor RRES only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 100µs or longer.




Figure 9 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor RRES only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 10 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equa