128M GDDR SDRAM

Revision History

| Revision | Month | Year | History |
|----------|-----------|------|---|
| 0.0 | September | 2005 | - Target Spec - Defined target specification |
| 0.1 | October | 2005 | - Added current spec |
| 1.0 | October | 2005 | - Finalized SPEC |
| 1.1 | January | 2006 | - Modified ICC6 value from 7mA to 10mA |
| 1.2 | November | 2006 | - Corrected typo |



128M GDDR SDRAM

1M x 32Bit x 4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL

FEATURES

- + 2.5V \pm 5% power supply for device operation
- + 2.5V \pm 5% power supply for I/O interface
- SSTL_2 compatible inputs/outputs
- 4 banks operation
- · MRS cycle with address key programs
 - -. Read latency 3 (clock)
 - -. Burst length (2, 4, 8 and Full page)
 - -. Burst type (sequential & interleave)
- Full page burst length for sequential burst type only
- · Start address of the full page burst should be even
- All inputs except data & DM are sampled at the positive going edge of the system clock
- · Differential clock input
- · Write Interrupted by Read function

- · Data I/O transactions on both edges of Data strobe
- · DLL aligns DQ and DQS transitions with Clock transition
- Edge aligned data & data strobe output
- · Center aligned data & data strobe input
- · DM for write masking only
- Auto & Self refresh
- · 32ms refresh period (4K cycle)
- 100pin TQFP package
- Maximum clock frequency up to 250MHz
- · Maximum data rate up to 500Mbps/pin

ORDERING INFORMATION

| Part NO. | Max Freq. | Max Data Rate | Interface | Package |
|-----------------|-----------|---------------|-----------|----------|
| K4D263238I-UC40 | 250MHz | 500Mbps/pin | SSTL 2 | 100 TQFP |
| K4D263238I-UC50 | 200MHz | 400Mbps/pin | 55TL_2 | |

K4D263238I-QC is the Leaded package part number.


GENERAL DESCRIPTION

FOR 1M x 32Bit x 4 Bank DDR SDRAM

The K4D263238I is 134,217,728 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 1,048,576 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 2.0GB/s/chip. I/O transactions are possible on both edges of the clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications.

128M GDDR SDRAM

PIN CONFIGURATION (Top View)



PIN DESCRIPTION

| CK, CK | Differential Clock Input | BA0, BA1 | Bank Select Address |
|--------|--------------------------|------------|---------------------|
| CKE | Clock Enable | A0 ~A11 | Address Input |
| CS | Chip Select | DQ0 ~ DQ31 | Data Input/Output |
| RAS | Row Address Strobe | Vdd | Power |
| CAS | Column Address Strobe | Vss | Ground |
| WE | Write Enable | Vddq | Power for DQ's |
| DQS | Data Strobe | Vssq | Ground for DQ's |
| DMi | Data Mask | MCL | Must Connect Low |
| RFU | Reserved for Future Use | | |



- 4 -

Rev. 1.2 November 2006

128M GDDR SDRAM

INPUT/OUTPUT FUNCTIONAL DESCRIPTION


| Symbol | Туре | Function |
|----------------------|------------------|--|
| CK, CK ^{*1} | Input | The differential system clock Input. All of the inputs are sampled on the rising edge of the clock except DQ's and DM's that are sampled on both edges of the DQS. |
| CKE | Input | Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low indicates the Power down mode or Self refresh mode. |
| CS | Input | $\overline{\text{CS}}$ enables the command decoder when low and disabled the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue. |
| RAS | Input | Latches row addresses on the positive going edge of the CK with RAS low. Enables row access & precharge. |
| CAS | Input | Latches column addresses on the positive going edge of the CK with $\overline{\text{CAS}}$ low. Enables column access. |
| WE | Input | Enables write operation and row precharge. Latches data in starting from \overline{CAS} , \overline{WE} active. |
| DQS | Input/Output | Data input and output are synchronized with both edge of DQS. |
| DM0 ~ DM3 | Input | Data In mask. Data In is masked by DM Latency=0 when DM is high in burst write. DM0 for DQ0 ~ DQ7, DM1 for DQ8 ~ DQ15, DM2 for DQ16 ~ DQ23, DM3 for DQ24 ~ DQ31. |
| DQ0 ~ DQ31 | Input/Output | Data inputs/Outputs are multiplexed on the same pins. |
| BA0, BA1 | Input | Selects which bank is to be active. |
| A0 ~ A11 | Input | Row/Column addresses are multiplexed on the same pins. Row addresses : RA0 ~ RA11, Column addresses : CA0 ~ CA7. Column address CA8 is used for auto precharge. |
| VDD/Vss | Power Supply | Power and ground for the input buffers and core logic. |
| VDDQ/VSSQ | Power Supply | Isolated power supply and ground for the output buffers to provide improved noise immunity. |
| VREF | Power Supply | Reference voltage for inputs, used for SSTL interface. |
| MCL | Must Connect Low | Must connect Low |

*1 : The timing reference point for the differential clocking is the cross point of CK and \overline{CK} . For any applications using the single ended clocking, apply VREF to \overline{CK} pin.



128M GDDR SDRAM

BLOCK DIAGRAM (1Mbit x 32I/O x 4 Bank)






FUNCTIONAL DESCRIPTION

Power-Up Sequence

DDR SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

- Apply power and keep CKE at low state (All other inputs may be undefined)

 Apply VDD before VDDQ .
 - Apply VDDQ before VREF & VTT
- 2. Start clock and maintain stable condition for minimum 200us.
- 3. The minimum of 200us after stable power and clock(CK, CK), apply NOP and take CKE to be high.
- 4. Issue precharge command for all banks of the device.
- 5. Issue a EMRS command to enable DLL
- *1 6. Issue a MRS command to reset DLL. The additional 200 clock cycles are required to lock the DLL.
- *1,2 7. Issue precharge command for all banks of the device.
 - 8. Issue at least 2 or more auto-refresh commands.
 - 9. Issue a mode register set command with A8 to low to initialize the mode register.
 - *1 The additional 200cycles of clock input is required to lock the DLL after enabling DLL.
 - *2 Sequence of 6&7 is regardless of the order.




* When the operating frequency is changed, DLL reset should be required again. After DLL reset again, the minimum 200 cycles of clock input is needed to lock the DLL.



128M GDDR SDRAM

MODE REGISTER SET(MRS)

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper operation. The mode register is written by asserting low on CS, RAS, CAS and WE(The DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The state of address pins A0 ~ A11 and BA0, BA1 in the same cycle as CS, RAS, CAS and WE going low is written in the mode register. Minimum two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, CAS latency(read latency from column address) uses A4 ~ A6. A7 is used for test mode. A8 is used for DLL reset. A7,A8, BA0 and BA1 must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.




*2: Minimum tRP is required to issue MRS command.



128M GDDR SDRAM

EXTENDED MODE REGISTER SET(EMRS)

The extended mode register stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore the extend mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on CS, RAS, CAS, WE and high on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0, A2 ~ A5, A7 ~ A11 and BA1 in the same cycle as CS, RAS, CAS and WE going low are written in the extended mode register. A1 and A6 are used for setting driver strength to weak or matched impedance. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. All the other address pins except A0,A1,A6 and BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.



* RFU(Reserved for future use) should stay "0" during EMRS cycle.

Figure 7. Extend Mode Register set



ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---------------------------------------|-----------|------------|------|
| Voltage on any pin relative to Vss | Vin, Vout | -0.5 ~ 3.6 | V |
| Voltage on VDD supply relative to Vss | Vdd | -1.0 ~ 3.6 | V |
| Voltage on VDD supply relative to Vss | Vddq | -0.5 ~ 3.6 | V |
| Storage temperature | Тѕтс | -55 ~ +150 | °C |
| Power dissipation | PD | 1.8 | W |
| Short circuit current | los | 50 | mA |

Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

POWER & DC OPERATING CONDITIONS(SSTL_2 In/Out)

Recommended operating conditions(Voltage referenced to Vss=0V, Ta=0 to 65°C)

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|---------------------------|--------|-----------|------|-----------|------|-------------|
| Device Supply voltage | Vdd | 2.375 | 2.50 | 2.625 | V | 1 |
| Output Supply voltage | Vddq | 2.375 | 2.50 | 2.625 | V | 1 |
| Reference voltage | VREF | 0.49*Vddq | - | 0.51*VDDQ | V | 2 |
| Termination voltage | Vtt | VREF-0.04 | VREF | VREF+0.04 | V | 3 |
| Input logic high voltage | Vін | VREF+0.15 | - | VDDQ+0.30 | V | 4 |
| Input logic low voltage | VIL | -0.30 | - | VREF-0.15 | V | 5 |
| Output logic high voltage | Vон | Vtt+0.76 | - | - | V | Іон=-15.2mA |
| Output logic low voltage | Vol | - | - | Vtt-0.76 | V | IOL=+15.2mA |
| Input leakage current | ١L | -5 | - | 5 | uA | 6 |
| Output leakage current | IOL | -5 | - | 5 | uA | 6 |

Note: 1. Under all conditions VDDQ must be less than or equal to VDD.

 VREF is expected to equal 0.50*VDDQ of the transmitting device and to track variations in the DC level of the same. Peak to peak noise on the VREF may not exceed ± 2% of the DC value. Thus, from 0.50*VDDQ, VREF is allowed ± 25mV for DC error and an additional ± 25mV for AC noise.

- 3. Vtt of the transmitting device must track VREF of the receiving device.
- 4. VIH(max.)= VDDQ +1.5V for a pulse and it which can not be greater than 1/3 of the cycle rate.
- 5. VIL(min.)= -1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
- 6. For any pin under test input of $0V \le VIN \le VDD$ is acceptable. For all other pins that are not under test VIN=0V.



128M GDDR SDRAM

DC CHARACTERISTICS

Recommended operating conditions Unless Otherwise Noted, TA=0 to 65°C)

| Denemator | Cumhal | Test Condition | Vers | sion | Unit | Note |
|---|--------|--|------|------|------|------|
| Parameter | Symbol | Test Condition | -40 | -50 | | |
| Operating Current (One Bank Active) | ICC1 | Burst Lenth=2 $\text{trc} \ge \text{trc}(\text{min})$ IoL=0mA, tcc= tcc(min) | 199 | 187 | mA | 1 |
| Precharge Standby Current in Power-down mode | ICC2P | $CKE \leq VIL(max), \ tcc=tcc(min)$ | 10 | 10 | mA | |
| Precharge Standby Current in Non Power-down mode | ICC2N | $\label{eq:cke} \begin{split} \mbox{CKE} &\geq \mbox{ViH}(\mbox{min}), \ \overline{\mbox{CS}} \geq \mbox{ViH}(\mbox{min}), \\ \mbox{tcc=tcc}(\mbox{min}). \end{split}$ | 48 | 43 | mA | |
| Active Standby Current power-down mode | ІссзР | $CKE \leq VIL(max), \ tcc=tcc(min)$ | 78 | 66 | mA | |
| Active Standby Current in in Non Power-down mode | ІссзN | $\label{eq:cke} \begin{split} CKE &\geq VIH(min), \ \overline{CS} \geq VIH(min), \\ tcc &= tcc(min) \ . \end{split}$ | 153 | 133 | mA | |
| Operating Current (Burst Mode) | ICC4 | IoL=0mA ,tcc= tcc(min), Page Burst, All Banks activated. | 412 | 358 | mA | |
| Refresh Current | ICC5 | $t_{RC} \ge t_{RFC}(min)$ | 168 | 144 | mA | 2 |
| Self Refresh Current | ICC6 | $CKE \le 0.2V$ | 1 | 0 | mA | |

Note: 1. Measured with outputs open.

2. Refresh period is 32ms.

AC INPUT OPERATING CONDITIONS

Recommended operating conditions(Voltage referenced to Vss=0V, VDD/ VDDQ=2.5V± 5%, TA=0 to 65°C)

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|--|--------|--------------|-----|--------------|------|------|
| Input High (Logic 1) Voltage; DQ | Vih | VREF+0.35 | - | - | V | |
| Input Low (Logic 0) Voltage; DQ | VIL | - | - | VREF-0.35 | V | |
| Clock Input Differential Voltage; CK and \overline{CK} | Vid | 0.7 | - | VDDQ+0.6 | V | 1 |
| Clock Input Crossing Point Voltage; CK and \overline{CK} | Vix | 0.5*VDDQ-0.2 | - | 0.5*VDDQ+0.2 | V | 2 |


Note : 1. VID is the magnitude of the difference between the input level on CK and the input level on CK 2. The value of VIX is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same



128M GDDR SDRAM

AC OPERATING TEST CONDITIONS (VDD/ VDDQ=2.5V+5%, TA= 0 to 65°C)

| Parameter | Value | Unit | Note |
|--|---------------------|------|------|
| Input reference voltage for CK(for single ended) | 0.50*Vddq | V | |
| CK and \overline{CK} signal maximum peak swing | 1.5 | V | |
| CK signal minimum slew rate | 1.0 | V/ns | |
| Input Levels(VIH/VIL) | VREF+0.35/VREF-0.35 | V | |
| Input timing measurement reference level | VREF | V | |
| Output timing measurement reference level | Vtt | V | |
| Output load condition | See Fig.1 | | |



(Fig. 1) Output Load Circuit

CAPACITANCE (VDD=2.5V, TA= 25°C, f=1MHz)

| Parameter | Symbol | Min | Мах | Unit |
|---|--------|-----|-----|------|
| Input capacitance(CK, CK) | CIN1 | 1.0 | 5.0 | pF |
| Input capacitance(Ao~A11, BAo~BA1) | CIN2 | 1.0 | 4.0 | pF |
| Input capacitance (CKE, CS, RAS,CAS, WE) | Сімз | 1.0 | 4.0 | pF |
| Data & DQS input/output capacitance(DQ0~DQ31) | Соит | 1.0 | 6.0 | pF |
| Input capacitance(DM0 ~ DM3) | CIN4 | 1.0 | 6.0 | pF |

DECOUPLING CAPACITANCE GUIDE LINE

Recommended decoupling capacitance added to power line at board.

| Parameter | Symbol | Value | Unit |
|--|--------|------------|------|
| Decoupling Capacitance between VDD and Vss | CDC1 | 0.1 + 0.01 | uF |
| Decoupling Capacitance between VDDQ and VSSQ | CDC2 | 0.1 + 0.01 | uF |

Note: 1. VDD and VDDQ pins are separated each other.

All VDD pins are connected in chip. All VDDQ pins are connected in chip.

2. Vss and Vsso pins are separated each other

All Vss pins are connected in chip. All Vssq pins are connected in chip.




128M GDDR SDRAM

AC CHARACTERISTICS

| Deremeter | Parameter | | | 40 | -5 | 0 | l lucit | Nata |
|-----------------------------|-----------|--------|---------|------|----------|-------|---------|------|
| Parameter | | Symbol | Min | Max | Min | Max | Unit | Note |
| CK cycle time | CL=3 | tCK | 4.0 | 10 | 5.0 | 10 | ns | |
| CK high level width | | tCH | 0.45 | 0.55 | 0.45 | 0.55 | tCK | |
| CK low level width | | tCL | 0.45 | 0.55 | 0.45 | 0.55 | tCK | |
| DQS out access time from (| CK | tDQSCK | -0.6 | 0.6 | -0.7 | +0.7 | ns | |
| Output access time from Ch | < | tAC | -0.6 | 0.6 | -0.7 | +0.7 | ns | |
| Data strobe edge to Dout ed | dge | tDQSQ | - | 0.4 | - | +0.45 | ns | 1 |
| Read preamble | | tRPRE | 0.9 | 1.1 | 0.9 | 1.1 | tCK | |
| Read postamble | | tRPST | 0.4 | 0.6 | 0.4 | 0.6 | tCK | |
| CK to valid DQS-in | | tDQSS | 0.85 | 1.15 | 0.8 | 1.2 | tCK | |
| DQS-In setup time | | tWPRES | 0 | - | 0 | - | ns | |
| DQS-in hold time | | tWPREH | 0.35 | - | 0.25 | - | tCK | |
| DQS write postamble | | tWPST | 0.4 | 0.6 | 0.4 | 0.6 | tCK | |
| DQS-In high level width | | tDQSH | 0.4 | 0.6 | 0.4 | 0.6 | tCK | |
| DQS-In low level width | | tDQSL | 0.4 | 0.6 | 0.4 | 0.6 | tCK | |
| Address and Control input s | setup | tIS | 0.9 | - | 1.0 | - | ns | |
| Address and Control input h | nold | tIH | 0.9 | - | 1.0 | - | ns | |
| DQ and DM setup time to D | QS | tDS | 0.4 | - | 0.45 | - | ns | |
| DQ and DM hold time to DQ | QS | tDH | 0.4 | - | 0.45 | - | ns | |
| | | | tCLmin | | tCLmin | | | |
| Clock half period | | tHP | or | - | or | - | ns | 1 |
| | | | tCHmin | | tCHmin | | | |
| Data output hold time from | DQS | tQH | tHP-0.4 | - | tHP-0.45 | - | ns | 1 |

Simplified Timing @ BL=2, CL=3



- 13 -


Rev. 1.2 November 2006

SAMSUNG

ELECTRONICS

Note 1 :

- The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid.
- The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case output valid window even then the clock duty cycle applied to the device is better than 45/55%
- A new AC timing term, tQH which stands for data output hold time from DQS is defined to account for clock duty cycle variation and replaces tDV
- tQHmin = tHP-X where
- . tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)
- . X=A frequency dependent timing allowance account for tDQSQmax



tQH Timing (CL3, BL2)



128M GDDR SDRAM

AC CHARACTERISTICS (I)

| Deremeter | Symphol | -4 | 10 | -5 | 11 | Note | |
|--|---------|----------|------|----------|------|------|------|
| Parameter | Symbol | Min Max | | Min | Max | | Unit |
| Row cycle time | tRC | 15 | - | 12 | - | tCK | |
| Refresh row cycle time | tRFC | 17 | - | 14 | - | tCK | |
| Row active time | tRAS | 10 | 100K | 8 | 100K | tCK | |
| RAS to CAS delay for Read | tRCDRD | 5 | - | 4 | - | tCK | |
| RAS to CAS delay for Write | tRCDWR | 3 | | 2 | | tCK | |
| Row precharge time | tRP | 5 | - | 4 | - | tCK | |
| Row active to Row active | tRRD | 3 | - | 2 | - | tCK | |
| Last data in to Row precharge | tWR | 3 | - | 2 | - | tCK | 1 |
| Last data in to Read command | tCDLR | 2 | - | 2 | - | tCK | 1 |
| Col. address to Col. address | tCCD | 1 | - | 1 | - | tCK | |
| Mode register set cycle time | tMRD | 2 | - | 2 | - | tCK | |
| Auto precharge write recovery + Pre- charge | tDAL | 8 | - | 6 | - | tCK | |
| Exit self refresh to read command | tXSR | 200 | - | 200 | - | tCK | |
| Power down exit time | tPDEX | 1tCK+tIS | - | 1tCK+tIS | - | ns | |
| Refresh interval time | tREF | - | 7.8 | - | 7.8 | us | |

Note :1 For normal write operation, even numbers of Din are to be written inside DRAM

(Unit : Number of Clock)

AC CHARACTERISTICS (II)

K4D263238I-UC40

| Frequency | Cas Latency | tRC | tRFC | tRAS | tRCDRD | tRCDWR | tRP | tRRD | tDAL | Unit |
|------------------|-------------|-----|------|------|--------|--------|-----|------|------|------|
| 250MHz (4.0ns) | 3 | 15 | 17 | 10 | 5 | 3 | 5 | 3 | 8 | tCK |
| 200MHz (5.0ns) | 3 | 12 | 14 | 8 | 4 | 2 | 4 | 2 | 6 | tCK |

K4D263238I-UC50


| Frequency | Cas Latency | tRC | tRFC | tRAS | tRCDRD | tRCDWR | tRP | tRRD | tDAL | Unit |
|------------------|-------------|-----|------|------|--------|--------|-----|------|------|------|
| 200MHz (5.0ns) | 3 | 12 | 14 | 8 | 4 | 2 | 4 | 2 | 6 | tCK |
| 183MHz (5.5ns) | 3 | 12 | 14 | 8 | 4 | 2 | 4 | 2 | 6 | tCK |
| 166MHz (6.0ns) | 3 | 10 | 12 | 7 | 3 | 2 | 3 | 2 | 5 | tCK |

* 183/166MHz were supported in K4D263238I-UC50



128M GDDR SDRAM

Simplified Timing(2) @ BL=4, CL=3





- 16 -

PACKAGE DIMENSIONS (TQFP)

