


Pin Configurations

CY7C53150L 64-lead Thin Quad Flat Pack




Notes:

- No Connect (NC) should not be used. (These pins may be used for internal testing.)
 The smaller dimple at the bottom left of the marking indicates pin 1.



Pin Configurations (continued)



Pin Definitions

Pin Name	I/O	Pin Function	CY7C53150L TQFP-64 Pin No.	CY7C53120L8 SOIC-32 Pin No.	CY7C53120L 8 TQFP-44 Pin No.
CLK1	Input (5V tolerant)	Oscillator connection or external clock input.	24	15	15
CLK2	Output	Oscillator connection. Leave open when external clock is input to CLK1. Maximum of one external load.	23	14	14
RESET	I/O (Built-In Pull-up)	Reset pin (active LOW). Note. The allowable external capacitance connected to the RESET pin is 100–1000 pF.	6	1	40
SERVICE	I/O (Built-In Configurable Pull-up)	Service pin (active LOW). Alternates between input and output at a 76-Hz rate.		8	5
IO0–IO3	I/O	Large current-sink capacity (20mA). General I/O port. The output of timer/ counter 1 may be routed to IO0. The output of timer/counter 2 may be routed to IO1.	2, 3, 4, 5	7, 6, 5, 4	4, 3, 2, 43
104–107	I/O (Built-In Configurable Pull-ups)	General I/O port . The input to timer/counter 1 may be derived from one of IO4–IO7. The input to timer/counter 2 may be derived from IO4.	10, 11, 12, 13	3, 30, 29, 28	42, 36, 35, 32
IO8–IO10	I/O	General I/O port. May be used for serial communication under firmware control.	14, 15, 16	27, 26, 24	31, 30, 27
SS	Input	Slave Select. Muxed with IO7.	13	28	32



Pin Definitions (continued)

Pin Name	I/O	Pin Function	CY7C53150L TQFP-64 Pin No.	CY7C53120L8 SOIC-32 Pin No.	CY7C53120L 8 TQFP-44 Pin No.
SCLK/RXD	I/O	SPI Clock or UART RXD. Muxed with IO8. Can be configured as Open Drain Output.	14	27	31
MISO	I/O	SPI Master In/Slave Out (MISO) Muxed with IO9. Can be configured as Open Drain Output.	15	26	30
MOSI/TXD	I/O	SPI Master out/Slave In (MOSI) or UART TXD. Muxed with IO10. Can be configured as Open Drain Output.	16	24	27
D0-D7	I/O	Bidirectional memory data bus.	43, 42, 38, 37, 36, 35, 34, 33	N/A	N/A
R/W	Output	Read/write control output for external memory.	45	N/A	N/A
Ē	Output	Enable clock control output for external memory.	46	N/A	N/A
A0–A15	Output	Memory address output port.	64, 63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 47	N/A	N/A
V_{DD}	Input	Power input (3.3V nom.) . All V _{DD} pins must be connected together externally.	7, 20, 22, 40, 41, 44	2, 11, 12, 25, 32	9, 10, 29, 38, 41
V_{SS}	Input	Power input (0V, GND) . All V _{SS} pins must be connected together externally.	8,19, 21, 25, 39	9, 13, 16, 23, 31	7,13, 16, 26, 37
CV _{DD} [4]	Input	Power input, 5V or 3.3V depending on Communications Port Voltage.	26	18	19
V _{PP}	Input	In-circuit test mode control . If V _{PP} is high when RESET is asserted, the I/O, address and data buses become Hi-Z.	9	10	8
CP0-CP4	Communication Network Interface	Bidirectional port supporting communications in three modes.	28, 29, 30, 31, 32	19, 20, 17, 21, 22	20, 21, 18, 24, 25
NC	_	No connect . Must not be connected on the user's PC board, since they may be connected internal to the chip.	1, 18, 27, 48, 49	-	1, 6, 11, 12, 17, 22, 23, 28, 33, 34, 39, 44

Memory Usage

All Neuron chips require system firmware to be present when they are powered up. In the case of the CY7C53120L8, this firmware is preprogrammed in the factory in an on-chip ROM. In the case of the CY7C53150L, the system firmware must be present in the first 16KBytes of an off-chip nonvolatile memory such as Flash, EPROM, EEPROM, or NVRAM. Because the system firmware implements the network protocol, it cannot itself be downloaded over the network.

For the CY7C53120L8, the user application program is stored in on-chip Flash memory. It may be programmed using a device programmer before board assembly, or may be programmed in-circuit after board assembly through a proprietary 11-pin programming interface or over the LonTalk network from an external network management tool.

For the CY7C53150L, the user application program is stored in on-chip Flash Memory and also in off-chip memory. The user program may initially be programmed into the off-chip memory device using a device programmer.

Flash Memory Retention and Endurance

Data and code stored in Flash Memory is guaranteed to be retained for at least ten years for programming temperature range of -40°C to 85°C.

The Flash memory can typically be written 100,000 times without any data loss^[5]. An erase/write cycle takes 20 ms. The system firmware extends the effective endurance of the Flash memory in two ways. If the data being written to a byte of Flash memory is the same as the data already present in that byte, the firmware does not perform the physical write. So for example, an application that sets its own address in Flash memory after every reset will not use up any write cycles if the address has not changed. In addition, system firmware version 15 or higher is

- Power supply sequencing is required. Power must be applied such that, V_{DD} (3.3V) supply must not trail CV_{DD} (3.3V/5V) supply on power-up by more than 1V until V_{DD} reaches its normal operating voltage. Ramps can be simultaneous as long as the above condition is maintained.
 For detailed information about data retention after 100K cycles, please see Cypress qualification report.



able to aggregate writes to eight successive address locations into a single write for CY7C53120L8 devices. For example, if 8KBytes of code is downloaded over the network, the firmware would execute only 1024 writes rather than 8,192.

Manufacturer ID

The manufacturer ID is 0x02 for both the CY7C53150L and CY7C53120L8. The major model ID is 0x02 for the CY7C53150L and 0x10 for the CY7C53120L8. The minor model ID is 0x08 for both ICs.

Low-Voltage Inhibit (LVI) Operation

The on-chip Low-voltage Inhibit circuit trips the Neuron chip reset circuit whenever the V_{DD} input drops below a set value. The default value of the LVI trip point is 2.77V, with a variation of ± 100 mV across process and temperature. Every time power is reapplied to the chip, the LVI trip point gets set to this default value. Through the application code, the trip point can be programmed to be one of 16 points between 2.77V and 3.19V.

The purpose of the LVI circuit is to prevent the corruption of nonvolatile memory during voltage drops. A lower value of trip point voltage decreases the likelihood of the LVI tripping due to noise on V_{DD} . A lower setting is therefore recommended for circuits with a lot of noise on the power supply. In circuits that do not have excessive noise it is recommended that the LVI trip point be increased which results in better flash protection in case of real power loss scenarios.

Internal circuitry is provided to ensure that in a power loss scenario, writes to non-volatile memory that have already started get completed. To ensure proper functioning of this circuitry, the V_{DD} droop time (during power down or power loss) should be at least 10ms from the time LVI circuit trips and voltage reaches 2.77V.

The LVI also features a programmable digital filter used to filter out V_{DD} noise. This is another method of decreasing the possibility of the LVI being triggered by the noise as opposed to true power loss events. The digital filter is programmable to a value between 16 and 128 clock cycles. The value chosen depends on the frequency of the V_{DD} noise where the digital filter period should slightly exceed the minimum frequency noise seen on V_{DD} . The LVI digital filter defaults to 128 clock cycles.

Reset Stretching

At Power-on, the CY7C53120L8/3150L provides internal Reset Stretching of 25ms at 20MHz clock frequency. Power-on Reset Stretch time scales with frequency. After Power-on, Reset Stretch is 50ms independent of frequency of operation.

At Power-on the CY7C53120L8/3150L defaults to Reset Stretch enabled. The Reset Stretch can either be left enabled or disabled through software. Reset Stretching eliminates the need for an external pulse stretching LVI which is required when using the CY7C53150 with an external Flash memory.

5V-Tolerant Reset

RESET is an Input/Output pin. It is a 5V-tolerant input pin. It can provide 5V-compatible levels when output if an external resistor is connected between pin and 5V supply.

Note:

6. Please see document Errata for CY7C53150L and CY7C53120L8 - 3.3V Neuron Chip (38-17019) for details.

Hardware Serial Communication Engine

The CY7C53120L8/3150L features a hardware Serial Communication Engine. The hardware engine is capable of performing high-speed communications in either SPI or UART mode.

Serial Peripheral Interface (SPI) Mode

SPI mode is 4-pin synchronous serial communications interface that can be set as either a Master or a Slave^[6].

SPI Pin	Description	
IO7	Slave Select (SS)	
IO8	Hardware SPI Serial Clock (SPSCK)	
IO9	Master Input/Slave Output (MISO)	
IO10	Master Output/Slave Input (MOSI)	

SPI communication is a point-to-point or point-to-multi-point interface that can be configured as master/slave, single-master/multiple-slaves or multiple-masters/single-slave. The master initiates all communication between slave and master. The master drives the SPSCK signal, which is a clock used to synchronize all data communication between master and slave.

Slave Select (SS) is an input to the Neuron chip in both the Master and the Slave modes. In Slave mode, SS is active low with the Slave communicating only when SS is low. In Master mode, the SPI engine functions only when the SS signal is held high. SS can be hard wired high or low or it can be wired to signals being generated from other sources. The Neuron Chip can use IO0 through IO6 for selecting between multiple slaves when acting as a master.

MOSI and MISO are used to send and receive data over SPI. MOSI is a data output in Master mode and is an input in Slave mode. MISO is an input in Master mode and is an output in Slave mode. The phase and polarity of the data relative to the clock signal is programmable and can be configured in four possible modes.

The SPI interface can communicate at a maximum of 5Mbps data rate with a 20-MHz input clock frequency. The maximum data rate scales with frequency. The data rate is programmable and can be scaled by selecting the desired divisor ranging from 2 to 256 in multiples of 2.

Serial Communication Interface (UART) Mode

UART mode provides a full-duplex asynchronous NRZ format serial interface for communicating with other devices with either an UART or UART interface. The UART interface is optimized to provide industry standard UART baud rates from the CY7C53120L8/3150L crystal clock rates.

UART Pin	Description	
IO8	Receive Data (RXD)	
IO10	Transmit Data (TXD)	



RXD is used to receive serial data at the specified baud rate. TXD is used to transmit data serially at the specified baud rate. The idle state of the TXD and RXD lines is high. All data bytes begin with a start bit which is a '0'; this is followed by eight or nine bits of data, LSB first, and end with a stop bit which is a return to the idle state of '1.' The number of bits transmitted or received is programmable between eight or nine bits. The ninth bit can be used as a parity bit or as a second stop bit.

The maximum baud rate for the UART engine is 921.6 Kbaud with 20-MHz input clock frequency and scales with frequency. The UART can be programmed to run at most of the standard UART baud rates.

Communications Port

The Neuron chip includes a versatile 5-pin communications port that can be configured in three different ways. The Communications port can operate at either 3.3V or 5V. The Communication port can be made backward-compatible with existing 5V transceivers by supplying a 5V supply to the CV_{DD}

In Single-ended Mode, pin CP0 is used for receiving serial data, pin CP1 for transmitting serial data, and pin CP2 enables an external transceiver. Data is communicated using Differential Manchester encoding.

In Special Purpose Mode, pin CP0 is used for receiving serial data, pin CP1 for transmitting serial data, pin CP2 transmits a bit clock, and pin CP4 transmits a frame clock for use by an external intelligent transceiver. In this mode, the external transceiver is responsible for encoding and decoding the data stream.

In Differential Mode, pins CP0 and CP1 form a differential receiver with built-in programmable hysteresis and low-pass filtering. Pins CP2 and CP3 form a differential driver. Serial data is communicated using Differential Manchester encoding.

The following tables describe the communications port when used in Differential Mode.

Operating the Communications Port at 5V

The 3.3V Neuron device has a 5V compatible communications port. In order to operate the Communications port at 5V, CV_{DD} has to be supplied with 5V. In this case CLK2 output will still be at 3.3V but a buffered copy of CLK2 can be obtained on CP3 pin of the communications port. When the comm port is in Single-ended Mode and the CV_{DD} is at 5V, there will be a buffered 5V version of CLK2 and the CP3 pin.




Figure 1. Receiver Input Waveform

Programmable Hysteresis Values (3.3V) (Expressed as differential peak-to-peak voltages in terms of V_{DD})

Hysteresis ^[7]	V _{hys} Min.	V _{hys} Typ.	V _{hys} Max.
0	0.019 V _{DD}	0.027 V _{DD}	0.035 V _{DD}
1	0.038 V _{DD}	0.054 V _{DD}	0.070 V _{DD}
2	0.057 V _{DD}	0.081 V _{DD}	0.105 V _{DD}
3	0.076 V _{DD}	0.108 V _{DD}	0.140 V _{DD}
4	0.095 V _{DD}	0.135 V _{DD}	0.175 V _{DD}
5	0.114 V _{DD}	0.162 V _{DD}	0.210 V _{DD}
6	0.133 V _{DD}	0.189 V _{DD}	0.245 V _{DD}
7	0.152 V _{DD}	0.216 V _{DD}	0.280 V _{DD}

Programmable Hysteresis Values (5V) (Expressed as differential peak-to-peak voltages in terms of V_{DD})

Hysteresis ^[7]	V _{hys} Min.	V _{hys} Typ.	V _{hys} Max.
0	0.019 V _{DD}	0.027 V _{DD}	0.035 V _{DD}
1	0.040 V _{DD}	0.054 V _{DD}	0.068 V _{DD}
2	0.061 V _{DD}	0.081 V _{DD}	0.101 V _{DD}
3	0.081 V _{DD}	0.108 V _{DD}	0.135 V _{DD}
4	0.101 V _{DD}	0.135 V _{DD}	0.169 V _{DD}
5	0.121 V _{DD}	0.162 V _{DD}	0.203 V _{DD}
6	0.142 V _{DD}	0.189 V _{DD}	0.236 V _{DD}
7	0.162 V _{DD}	0.216 V _{DD}	0.270 V _{DD}

Programmable Glitch Filter Values^[8](Receiver (end-to-end) filter values expressed as transient pulse suppression times)

Filter (F)	Min.	Тур.	Max.	Unit
0	10	75	140	ns
1	120	410	700	ns
2	240	800	1350	ns
3	480	1500	2600	ns

Receiver^[9] (End-to-End) Absolute Asymmetry (Worst-case across hysteresis)

Filter (F)	Max (t _{PLH} - t _{PHL})	Unit
0	35	ns
1	150	ns
2	250	ns
3	400	ns

Differential Receiver (End-to-End) Absolute Symmetry [10, 11]

Filter (F)	Hysteresis (H)	Max (t _{PLH} – t _{PHL})	Unit
0	0	24	ns

Notes:

- 7. Hysteresis values are on the condition that the input signal swing is 200 mV greater than the programmed value.
- 8. The maximum data rate for the differential transceiver is 1.25 Mbps.
- 9. Receiver input, $V_D = V_{CP0} V_{CP1}$, at least 200 mV greater than hysteresis levels. See *Figure 1*. 10. CP0 and CP1 inputs each 0.60 Vp p, 1.25 MHz sine wave 180° out of phase with each other as shown in *Figure 8* V_{DD} = 5V, Figure 9 V_{DD} = 3.3V.
- 11. t_{PLH}: Time from input switching states from low to high to output switching states. t_{PH}: Time from input switching states from high to low to output switching states.



Electrical Characteristics (V_{DD} = 3.0V–3.6V)

Parameter	Description	Min.	Тур.	Max.	Unit
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V
CV _{DD} (3.3V)	Power Supply Voltage	3.0	3.3	3.6	V
CV _{DD} (5V)	Power Supply Voltage	4.75	5	5.25	V
V _{IL}	Input Low Voltage IO0–IO10, CP0, CP3, CP4, SERVICE, D0-D7, RESET CP0, CP1 (Differential)	_		0.8 Programmable	V
V _{IH}	Input High Voltage IO0–IO10, CP0, CP3, CP4, SERVICE, D0-D7, RESET CP0, CP1 (Differential)	2.0 Programmable	_	_	V
V _{OL}	Low-Level Output Voltage $I_{out} < 20 \mu A$ Standard Outputs ($I_{OL} = 1.4 \text{mA}$) ^[12] High Sink (IO0–IO3), <u>SERVICE</u> , <u>RESET</u> ($I_{OL} = 20 \text{mA}$) High Sink (IO0–IO3), SERVICE, RESET ($I_{OL} = 10 \text{mA}$) Maximum Sink (CP2, CP3) ($I_{OL} = 40 \text{mA}$) Maximum Sink (CP2, CP3) ($I_{OL} = 15 \text{mA}$)			0.1 0.4 0.8 0.4 1.0 0.4	V
V _{OH}	High-Level Output Voltage I_{out} < 20 μA Standard Outputs (I_{OH} = -1.4 mA) $^{[12]}$ High Sink (I_{OO} – I_{OO}), SERVICE (I_{OH} = -1.4 mA) Maximum Source (CP2, CP3) (I_{OH} = -40 mA) Maximum Source (CP2, CP3) (I_{OH} = -15 mA)	$V_{DD} - 0.1 \\ V_{DD} - 0.4 \\ V_{DD} - 0.4 \\ V_{DD} - 1.0 \\ V_{DD} - 0.4$	_ _ _ _	_ _ _ _	V
V _{hys}	Hysteresis (Excluding CLK1)	175		_	mV
I _{in}	Input Current (Excluding Pull-Ups) (V _{SS} to V _{DD}) ^[13]	_		±10	μΑ
I _{pu}	Pull-Up Source Current (V _{out} = 0 V, Output = High-Z) ^[13]	60	_	260	μΑ
I _{DD}	Operating Mode Supply Current ^[14] 20-MHz Clock 10-MHz Clock 5-MHz Clock 2.5-MHz Clock 1.25-MHz Clock 0.625-MHz Clock ^[15]	 - - -	_ _ _ _	21 13 8 5 3.3 2	mA
I _{DDsleep}	Sleep Mode Supply Current ^[14]	_	6	10	μА

LVI Trip Point (V_{DD})

Part Number	Unit
CY7C53120L8, and CY7C53150L	Programmable between 2.77V and 3.19V

15. Supported through an external oscillator only.

^{12.} Standard outputs are IO4–IO10_CP0, CP1_ and CP4. (RESET is an open drain input/output. CLK2 must have ≤ 15 pF load.) For CY7C53150L, standard outputs also include A0–A15_D0–D7, E, and R/W.

also include AU—A15, D0—D7, E, and R/W.

13. IO4—IO7 and SERVICE have configurable pull-ups. RESET has a permanent pull-up.

14. Supply current measurement conditions: V_{DD} = 3.3V, all outputs under no-load conditions, all inputs ≤ 0.2V or ≥ (V_{DD} – 0.2V), configurable pull-ups off, crystal oscillator clock input, differential receiver disabled. The differential receiver adds approximately 200 μA typical and 600 μA maximum (at 5V) when enabled. It is enabled on either of the following conditions:

• Neuron Chip in Operating mode and Comm Port in Differential mode.

• Neuron Chip in Sleep mode and Comm Port in Differential mode and Comm Port wake-up not masked.



External Memory Interface Timing — CY7C53150L, $V_{DD} \pm 10\%$ ($V_{DD} = 3.0 \text{V}$ to 3.6 V, $T_A = -40 ^{\circ}\text{C}$ to $+ 85 ^{\circ}\text{C}^{[1]}$)

Parameter	Description	Min.	Max.	Unit
t _{cyc}	Memory Cycle Time (System Clock Period) ^[16]	100	3200	ns
PW _{EH}	Pulse Width, E High ^[17]	t _{cyc} /2 - 5	t _{cyc} /2 + 5	ns
PW _{EL}	Pulse Width, E Low ^[17]	t _{cyc} /2 - 5	t _{cyc} /2 + 5	ns
t _{AD}	Delay, E High to Address Valid	_	35	ns
t _{AH}	Address Hold Time After E High	10	_	ns
t _{RD}	Delay, E High to R/W Valid Read	_	25	ns
t _{RH}	R/W Hold Time Read After E High	5	_	ns
t _{WR}	Delay, E High to R/W Valid Write	_	25	ns
t _{WH}	R/W Hold Time Write After E High	5	_	ns
t _{DSR}	Read Data Setup Time to E High	15	_	ns
t _{DHR}	Data Hold Time Read After E High	0	_	ns
t _{DHW}	Data Hold Time Write After E High ^[18, 19]	10	_	ns
t _{DDW}	Delay, E Low to Data Valid	_	12	ns
t _{DHZ}	Data Three State Hold Time After E Low ^[20]	0	_	ns
t_{DDZ}	Delay, E High to Data Three-State ^[19]	_	42	ns
t _{acc}	External Memory Access Time (t_{acc} = t_{cyc} – t_{AD} – t_{DSR}) at 20-MHz input clock	50	_	ns

Differential Transceiver Electrical Characteristics

Characteristic at 3.3V	Min.	Max.	Unit
Receiver Common Mode Voltage Range to maintain hysteresis ^[21]	0.6	V _{DD} – 1.5	V
Receiver Common Mode Range to operate with unspecified hysteresis	0.4	V _{DD} – 1.3	V
Input Offset Voltage	-0.05V _{hys} - 35	0.05V _{hys} + 35	mV
Propagation Delay (F = 0, V _{ID} = V _{hys} /2 + 200 mV)	_	230 ns	ns
Input Resistance	5	_	ΜΩ
Wake-up Time	_	10	μS
Differential Output Impedance for CP2 and CP3 ^[22]		35	Ω

Characteristic at 5V	Min.	Max.	Unit
Receiver Common Mode Voltage Range to maintain hysteresis ^[21]	1.2	V _{DD} – 2.2	V
Receiver Common Mode Range to operate with unspecified hysteresis	0.9	V _{DD} – 1.75	V
Input Offset Voltage	-0.05V _{hys} - 35	0.05V _{hys} + 35	mV
Propagation Delay (F = 0, V _{ID} = V _{hys} /2 + 200 mV)	_	230 ns	ns
Input Resistance	5	_	МΩ
Wake-up Time	_	10	μS
Differential Output Impedance for CP2 and CP3 ^[22]		35	Ω

- 16. t_{cyc} = 2(1/f), where f is the input clock (CLK1) frequency (20, 10, 5, 2.5, 1.25, or 0.625 MHz).

 17. Refer to *Figure 3* for detailed measurement information.

 18. The data hold parameter, t_{DHW}, is measured to the disable levels shown in *Figure 4*, rather than to the traditional data invalid levels.

 19. Refer to *Figure 5* and *Figure 4* for detailed measurement information.
- 20. The three-state condition is when the device is not actively driving data. Refer to Figure 2 and Figure 5 for detailed measurement information.
- 21. Common mode voltage is defined as the average value of the waveform at each input at the time switching occurs.
- 22. Z_0 = {Sum of DC drop across CP2 and CP3 pads @40mA current} / 40mA for CVdd +/-5%.



TEST SIGNAL $C_L = 20 \text{ pF for } \overline{E}$ $C_L = 30 \text{ pF for A0-A15, D0-D7, and R/W}$ $C_L = 50 \text{ pF for all other signals}$

Figure 2. Signal Loading for Timing Specifications Unless Otherwise Specified






Figure 3. Test Point Levels for E Pulse Width Measurements



- A Signal valid-to-signal valid specification (maximum or minimum)
- B Signal valid-to-signal invalid specification (maximum or minimum)

Figure 4. Drive Levels and Test Point Levels for Timing Specifications Unless Otherwise Specified



V_{OH} – Measured high output drive level V_{OL} – Measured low output drive level

Figure 5. Test Point Levels for Driven-to-Three-State Time Measurements




Figure 6. Signal Loading for Driven-to-Three-State Time Measurements







Figure 7. External Memory Interface Timing Diagram





Common-Mode voltage: Vcm = (V(CP0) + V(CP1)) / 2 Hysteresis Voltage: Vh = [Vtrip+] - [Vtrip-]

Figure 8. Differential Receiver Input Hysteresis Voltage Measurement Waveforms for 5V Operation




Figure 9. Differential Receiver Input Hysteresis Voltage Measurement Waveforms for 3.3V Operation




Ordering Information

Part Number	Flash (KBytes)	ROM (KBytes)	SRAM (KBytes)	Max. Input Clock (MHz)	Package Name	Package Type
CY7C53150L-64AI	2.75	0	4	10	A65	64-lead Thin Plastic Quad Flat Pack
CY7C53120L8-32SI	8	16	4	20	S34	32-lead (450 mil) Molded SOIC
CY7C53120L8-44AI	8	16	4	20	A44	44-lead Thin Plastic Quad Flat Pack


Package Diagrams

64-lead Thin Plastic Quad Flat Pack (14 × 14 × 1.4 mm) A65





Package Diagrams (continued)



Echelon, LonWorks, LonTalk, and Neuron are registered trademarks of Echelon Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.

0.004[0.102]

SEATING PLANE

0.118[2.997] MAX.

0.004[0.102]

0.050[1.270]

BSC.

0.014[0.355]

51-85081-*B

0.047[1.193]

0.063[1.600]

0.023[0.584]

0.039[0.990]

0.101[2.565]



Document History Page

	Document Title: CY7C53150L/CY7C53120L8 3.3V Neuron [®] Chip Network Processor Document Number: 38-10002				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change	
**	121963	12/12/02	PVO	New data sheet	
*A	123762	03/03/03	PVO	Changed Advance Information to Preliminary Added information on LVI, UART/SPI, Reset Stretching Corrected values of ROM, Hysteresis, and I _{PU} Added 100-pin TQFP pin definitions Made minor corrections to grammar and formatting	
*B	125311	03/21/03	КВО	Add information on Power Sequence Corrected values of ROM Added default values of LVI, LVI filter and SPI divisor. Corrected I _{pu} Current limit values Clarified Reset Stretch times Corrected pin definitions (pins 10 to 14) on 100pin TQFP diagram Added Theta-JA value for the 100-pin TQFP package Changed part numbers to CY7C53120L8 / CY7C53150L Added ordering information table	
*C	130922	12/31/03	TGE	Add footnote #4 on Power supply considerations Corrected Theta-JA values for all packages Added information on LVI limitations Added information on Reset operation at 5V Added information on Communication Port operation at 5V Added information on Manufacturer ID	
*D	210068	See ECN	TGE	Removed 100-pin package	
*E	283876	See ECN	TGE	Added SPI Slave Mode Errata Note	