



Logic Block Diagram - CY7C1062G



Logic Block Diagram - CY7C1062GE



Document Number: 001-81609 Rev. *G



Contents

Pin Configurations	4
Product Portfolio	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table – CY7C1062G/CY7C1062GE	
FRR Output - CY7C1062GF	15

Ordering Information	16
Ordering Code Definitions	16
Package Diagrams	17
Acronyms	18
Document Conventions	
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC® Solutions	20
Cypress Developer Community	
Technical Support	



Pin Configurations

Figure 1. 119-ball PBGA Pinout (Top View) - CY7C1062G [2]

	1	2	3	4	5	6	7
Α	I/O ₁₆	A ₄	A ₃	A ₂	A ₁	A ₀	I/O ₀
В	I/O ₁₇	A ₁₈	A ₁₇	CE ₁	A ₁₆	A ₁₅	I/O ₁
С	I/O ₁₈	B _c	CE ₂	NC	CE ₃	B _a	I/O ₂
D	I/O ₁₉	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₃
E	I/O ₂₀	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₄
F	I/O ₂₁	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₅
G	I/O ₂₂	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₆
Н	I/O ₂₃	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₇
J	NC	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	NC
K	I/O ₂₄	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₈
L	I/O ₂₅	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₉
М	I/O ₂₆	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₁₀
N	I/O ₂₇	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₁₁
Р	I/O ₂₈	V_{DD}	V_{SS}	V _{SS}	V_{SS}	V_{DD}	I/O ₁₂
R	I/O ₂₉	A ₁₄	\overline{B}_d	NC	B _b	A ₁₃	I/O ₁₃
Т	I/O ₃₀	A ₁₂	A ₁₁	WE	A ₁₀	A ₉	I/O ₁₄
U	I/O ₃₁	A ₈	A ₇	ŌE	A ₆	A ₅	I/O ₁₅

Figure 2. 119-ball PBGA Pinout (Top View) - CY7C1062GE [2]

	1	2	3	4	5	6	7
Α	I/O ₁₆	A ₄	A ₃	A ₂	A ₁	A ₀	I/O ₀
В	I/O ₁₇	A ₁₈	A ₁₇	CE ₁	A ₁₆	A ₁₅	I/O ₁
С	I/O ₁₈	B _c	CE ₂	NC	CE ₃	B _a	I/O ₂
D	I/O ₁₉	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₃
E	I/O ₂₀	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₄
F	I/O ₂₁	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₅
G	I/O ₂₂	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₆
Н	I/O ₂₃	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₇
J	ERR	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	NC
K	I/O ₂₄	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₈
L	I/O ₂₅	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₉
M	I/O ₂₆	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₁₀
N	I/O ₂₇	V_{SS}	V_{DD}	V_{SS}	V_{DD}	V_{SS}	I/O ₁₁
Р	I/O ₂₈	V_{DD}	V_{SS}	V_{SS}	V_{SS}	V_{DD}	I/O ₁₂
R	I/O ₂₉	A ₁₄	B _d	NC	B _b	A ₁₃	I/O ₁₃
Т	I/O ₃₀	A ₁₂	A ₁₁	WE	A ₁₀	A ₉	I/O ₁₄
U	I/O ₃₁	A ₈	A ₇	ŌĒ	A ₆	A ₅	I/O ₁₅

- Note
 NC pins are not connected internally to the die.
 ERR is an Output pin.If not used, this pin should be left floating.



Product Portfolio

				Speed (ns)	Power Dissipation				
Product	Features and Options (see Pin Configurations on page 4)	Range	V _{CC} Range (V)		Operating I _{CC} , (mA)		Standby, I _{SB2} (mA)		
Troduct			V _{CC} Kange (V)		f = f _{max}				
					Typ ^[4]	Max	Typ ^[4]	Max	
CY7C1062G18	Embedded ECC. No ERR		1.65 V-2.2 V	15	70	80			
CY7C1062G30	output pin	Industrial	2.2 V-3.6 V	10	90	110	20	30	
CY7C1062GE18	Embedded ECC. Optional		1.65 V-2.2 V	15	70	80	20		
CY7C1062GE30	ERR output pin		2.2 V-3.6 V	10	90	110			

Page 5 of 20 Document Number: 001-81609 Rev. *G

Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V and (for V_{CC} range of 2.2 V–3.6 V), T_A = 25 °C.



Maximum Ratings

DC input voltage [5]	.–0.5 V to V _{CC} + 0.5 V
Current into outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range of -40 °C to 85 °C

Devementer	Description		Took Conditio		10 ns / 15 ns			Unit
Parameter	Desc	ription	Test Conditio	ons	Min	Typ ^[6]	Max	Unit
		1.65 V to 2.2 V	V _{CC} = Min, I _{OH} = -0.1 m/	A	1.4	_	_	
V.	Output HIGH	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = -1.0 m/	A	2.0	_	_	
V _{OH} Volta	Voltage	2.7 V to 3.0 V	V _{CC} = Min, I _{OH} = -4.0 m/	A	2.2			
		3.0 V to 3.6 V	V _{CC} = Min, I _{OH} = -4.0 m/	A	2.4	_	_	
		1.65 V to 2.2 V	V_{CC} = Min, I_{OL} = 0.1 mA		_	_	0.2	
V _{OL}	Output LOW Voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 2 mA		_	_	0.4	
	l	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 8 mA		_	_	0.4	V
	Input HIGH Voltage	1.65 V to 2.2 V	-		1.4	_	V _{CC} + 0.2	
V '		2.2 V to 2.7 V	-		2.0	_	V _{CC} + 0.3	
	l	2.7 V to 3.6 V	-		2.0	_	V _{CC} + 0.3	
		1.65 V to 2.2 V	-		-0.2	_	0.4	
V _{IL}	Input LOW Voltage ^[5]	2.2 V to 2.7 V	-		-0.3	_	0.6	
		2.7 V to 3.6 V	_		-0.3	_	0.8	
I _{IX}	Input Leakage	Current	$GND \leq V_{IN} \leq V_{CC}$		-1.0	_	+1.0	μА
I _{OZ}	Output Leakag	e Current	GND \leq V _{OUT} \leq V _{CC} , Out _I	put disabled	-1.0	_	+1.0	μΑ
1	Operating Sup	oly Current	$V_{CC} = Max, I_{OUT} = 0 mA,$	f = 100 MHz	_	90.0	110.0	
Icc	Operating Sup	pry Current	CMOS levels	f = 66.7 MHz	_	70.0	80.0	
I _{SB1}	Automatic CE I Current – TTL		Max V_{CC} , $\overline{CE} \ge V_{IH}^{[7]}$, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$		-	_	40.0	mA
I _{SB2}	Automatic CE I Current – CMC		$\begin{array}{c} \text{Max V}_{\text{CC}}, \ \overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0 \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V or V}_{\text{IN}} \end{array}$	2 V ^[7] , ≤ 0.2 V, f = 0	_	20.0	30.0	

- 5. $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 20 ns.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and T_A = 25 °C.
- 7. $\overline{\text{CE}}$ indicates a combination of all three chip enables. When active LOW, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW.



Capacitance


Parameter [8]	Description	Test Conditions	119-ball PBGA	Unit
C _{IN}	Input Capacitance	T = 25 °C f = 1 MHz \/ = \/	10	pF
C _{OUT}	I/O Capacitance	$T_A = 25 ^{\circ}\text{C}$, $f = 1 \text{MHz}$, $V_{CC} = V_{CC(typ)}$	10	þΓ

Thermal Resistance

Parameter [8]	Description	Test Conditions	119-ball PBGA	Unit
Θ_{JA}	Thermal Resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer printed circuit		°C/W
$\Theta_{\sf JC}$	Thermal Resistance (junction to case)	board	15.84	C/VV

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms [9]



Parameters	1.8 V	3.0 V	Unit
R1	1667	317	0
R2	1538	351	Ω
V _{TH}	0.9	1.5	V
V _{HIGH}	1.8	3.0	V

- 8. Tested initially and after any design or process changes that may affect these parameters.
- 9. Full-device AC operation assumes a 100-µs ramp time from 0 to V_{CC} (min) and 100-µs wait time after V_{CC} stabilizes to its operational value.




Data Retention Characteristics

Over the Operating Range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V _{CC} for Data Retention	_	1.0	_	V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[10]},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	30.0	mA
t _{CDR} ^[11]	Chip Deselect to Data Retention Time	_	0.0	-	
t _R ^[11, 12]	Operation Recovery Time	V _{CC} ≥ 2.2 V	10.0	_	ns
		V _{CC} < 2.2 V	15.0	-	

Data Retention Waveform

Figure 4. Data Retention Waveform [10]



^{10.} $\overline{\text{CE}}$ indicates a combination of all three chip enables. When active LOW, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ HIGH.

Tested initially and after any design or process changes that may affect these parameters.
 Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 100 μs or stable at V_{CC(min.)} ≥ 100 μs.



AC Switching Characteristics

Over the Operating Range of -40 °C to 85 °C

[13]	B	10	ns	15	11:4	
Parameter [13]	Description	Min	Max	Min	Max	Unit
Read Cycle				•	•	
t _{POWER}	V _{CC} (stable) to the first access ^[14, 15]	100.0	_	100.0	_	μS
t _{RC}	Read cycle time	10.0	_	15.0	-	
t _{AA}	Address to data / ERR valid	-	10.0	_	15.0	
t _{OHA}	Data / ERR hold from address change	3.0	-	3.0	-	
t _{ACE}	CE LOW to data / ERR valid [16]	_	10.0	_	15.0	
t _{DOE}	OE LOW to data / ERR valid	_	5.0	_	8.0	
t _{LZOE}	OE LOW to low Z [17, 18]	0.0	_	1.0	-	
t _{HZOE}	OE HIGH to high Z [17, 18]	_	5.0	_	8.0	Ī
t _{LZCE}	CE LOW to low Z [16, 17, 18]	3.0	_	3.0	_	ns
t _{HZCE}	CE HIGH to high Z [16, 17, 18]	_	5.0	_	8.0	
t _{PU}	CE LOW to power-up [15, 16]	0.0	_	0.0	_	
t _{PD}	CE HIGH to power-down [15, 16]	_	10.0	_	15.0	
t _{DBE}	Byte enable to data valid	-	5.0	_	8.0	
t _{LZBE}	Byte enable to low Z	0.0	_	1.0	-	
t _{HZBE}	Byte disable to high Z	_	6.0	_	8.0	
Write Cycle [1	9, 20]					•
t _{WC}	Write cycle time	10.0	_	15.0	_	
t _{SCE}	CE LOW to write end [16]	7.0	_	12.0	_	
t _{AW}	Address setup to write end	7.0	_	12.0	_	
t _{HA}	Address hold from write end	0.0	_	0.0	_	
t _{SA}	Address setup to write start	0.0	_	0.0	_	
t _{PWE}	WE pulse width	7.0	_	12.0	_	ns
t _{SD}	Data setup to write end	5.0	_	8.0	_	
t _{HD}	Data hold from write end	0.0	_	0.0	_	
t _{LZWE}	WE HIGH to low Z [17, 18]	3.0	_	3.0	-	
t _{HZWE}	WE LOW to high Z [17, 18]	_	5.0	_	8.0	
t _{BW}	Byte Enable to write end	7.0	_	12.0	_	

Notes

- 13. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3V). Test conditions for the read cycle use output loading shown in part (a) of Figure 3 on page 7, unless specified otherwise.

 14. t_{POWER} gives minimum amount of time that the power supply is at stable Vcc until first memory access is performed.

 15. These parameters are guaranteed by design and are not tested.

- 16. $\overline{\text{CE}}$ indicates a combination of all three chip enables. When active LOW, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$ or $\overline{\text{CE}}_3$ HIGH. 17. t_{HZOE} , t_{HZME} , t_{HZME} , t_{HZME} , t_{HZME} , t_{HZME} , t_{HZME} , and t_{LZME} are specified with a load capacitance of 5 pF as in (b) of Figure 3 on page 7. Transition is measured ± 200 mV from steady state voltage.
- 18. Tested initially and after any design or process changes that may <u>affect</u> these <u>parameters</u>.

 19. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 20. The minimum write pulse width for Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ Low) should be sum of t_{HZWE} and t_{SD} .

Document Number: 001-81609 Rev. *G Page 9 of 20



Switching Waveforms

Figure 5. Read Cycle No. 1 of CY7C1062G (Address Transition Controlled) [21, 22]






Figure 6. Read Cycle No. 1 of CY7C1062GE (Address Transition Controlled) [21, 22]



^{21.} The device is continuously selected, \overline{OE} , \overline{CE} , \overline{B}_A , \overline{B}_B , \overline{B}_C , \overline{B}_D = V_{IL} . 22. WE is HIGH for read cycle.



Figure 7. Read Cycle No. 2 (OE Controlled) [23, 24, 25]



Notes
23. \overline{CE} indicates a combination of all three chip enables. When active LOW, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 LOW. When HIGH, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 HIGH.

^{24.} WE is HIGH for read cycle.
25. Address valid before or similar to CE transition LOW.







Figure 8. Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled) [26, 27, 28]

^{26.} \overline{CE} indicates a combination of all three chip enables. When active LOW, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 LOW. When HIGH, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE} indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE}_3 indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE}_3 indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE}_3 indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE}_3 indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE}_3 indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE}_3 indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 and \overline{CE}_3 LOW. When HIGH, \overline{CE}_3 indicates the \overline{CE}_1 , \overline{CE}_2 , or \overline{CE}_3 indicates the \overline{CE}_1 indica

^{28.} Data I/O is high impedance if \overline{CE} or \overline{OE} or \overline{B}_A , \overline{B}_B , \overline{B}_C , $\overline{B}_D = V_{IH}$. 29. During this period I/O are in output state. Do not apply input signals.



Figure 9. Write Cycle No. 2 (WE Controlled, OE Low) [30, 31, 32, 33]




- 30. $\overline{\text{CE}}$ indicates a combination of all three chip enables. When active LOW, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$ and $\overline{\text{CE}}_3$ LOW.
- HIGH.

 31. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{\parallel}$. $\overline{CE} = V_{\parallel}$. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 32. Data I/O is high impedance if \overline{OE} or \overline{B}_A , \overline{B}_B , \overline{B}_C , \overline{B}_D = V_{IH}. 33. The minimum write cycle pulse width should be equal to sum of t_{HZWE} and t_{SD}. 34. During this period I/O are in output state. Do not apply input signals.



Figure 10. Write Cycle No. 3 $(\overline{B}_A, \overline{B}_B, \overline{B}_C, \overline{B}_D \text{ Controlled})$ [35, 36, 37]



^{35.} $\overline{\text{CE}}$ indicates a combination of all three chip enables. When active LOW, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, and $\overline{\text{CE}}_3$ LOW. When HIGH, $\overline{\text{CE}}$ indicates the $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, or $\overline{\text{CE}}_3$

HIGH.

36. The internal write time of the memory is defined by the overlap of WE = V_{II}, CE = V_{II}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

^{37.} Data I/O is high impedance if $\overline{\text{OE}}$ or $\overline{\text{B}}_{\text{A}}$, $\overline{\text{B}}_{\text{B}}$, $\overline{\text{B}}_{\text{C}}$, $\overline{\text{B}}_{\text{D}}$ = V_{IH}. 38. During this period I/O are in output state. Do not apply input signals.



Truth Table - CY7C1062G/CY7C1062GE

CE ₁	CE ₂	CE ₃	OE	WE	B _A	B _B	B _c	B _D	I/O ₀ –I/O ₇	I/O ₈ -I/O ₁₅	I/O ₁₆ -I/O ₂₃	I/O ₂₄ -I/O ₃₁	Mode	Power
Н	X ^[39]	High Z	High Z	High Z	High Z	power-down	(I _{SB})							
X ^[39]	Н	X ^[39]	X ^[39]	X ^[39]	X ^[39]		X ^[39]	X ^[39]	High Z	High Z	High Z	High Z	power-down	(I_{SB})
X ^[39]	X ^[39]	Ι	X ^[39]	High Z	High Z	High Z	High Z	power-down	(I_{SB})					
L	L	L	L	Ι	L	L	L	L	Data out	Data out	Data out	Data out	Read all bits	(I _{CC})
L	Ш	Ш	Ш	Η	L	Ξ	Ι	н	Data out	High Z	High Z	High Z	Read byte A bits only	(I _{CC})
L	ш	ш	ш	Ι	Η	Ш	Ι	Ι	High Z	Data out	High Z	High Z	Read byte B bits only	(I _{CC})
L	Ш	Ш	Ш	Ξ	Η	Ι	L	Ħ	High Z	High Z	Data out	High Z	Read byte C bits only	(I _{CC})
L	П	П	П	Н	Н	н	I	L	High Z	High Z	High Z	Data out	Read Byte D bits only	(I _{CC})
L	L	L	X ^[39]	L	L	L	L	L	Data in	Data in	Data in	Data in	Write all bits	(I _{CC})
L	L	L	X ^[39]	L	L	Н	Н	Н	Data in	High Z	High Z	High Z	Write byte A bits only	(I _{CC})
L	L	L	X ^[39]	L	Н	L	Н	Н	High Z	Data in	High Z	High Z	Write byte B bits only	(I _{CC})
L	L	L	X ^[39]	L	Н	Н	L	н	High Z	High Z	Data in	High Z	Write byte C bits only	(I _{CC})
L	L	L	X ^[39]	L	Н	Н	Н	L	High Z	High Z	High Z	Data in	Write byte D bits only	(I _{CC})
L	L	L	н	н	X ^[39]	X ^[39]	X ^[39]	X ^[39]	High Z	High Z	High Z	High Z	Selected, outputs disabled	(I _{CC})
L	L	L	X ^[39]	X ^[39]	Н	Н	Н	Н	High Z	High Z	High Z	High Z	Selected, outputs disabled	(I _{CC})

ERR Output - CY7C1062GE

Output [40]	Output ^[40] Mode			
0 Read Operation, no single-bit error in the stored data.				
1 Read Operation, single bit error detected and corrected.				
High Z Device deselected or Outputs disabled or Write Operation.				


 $\bf Notes$ 39. The input voltage levels on these pins should be either at $\rm V_{IH}$ or $\rm V_{IL}.$ 40. ERR is an Output pin. If not used, this pin should be left floating.



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (Pb-free)	ERR Ball	Operating Range
10	2.2 V-3.6 V	CY7C1062G30-10BGXI	51-85115	119-ball PBGA	No	
		CY7C1062G30-10BGXIT		119-ball PBGA, Tape & Reel	No	Industrial
		CY7C1062GE30-10BGXI		119-ball PBGA	Yes	แนนธนาสเ
		CY7C1062GE30-10BGXIT		119-ball PBGA, Tape & Reel	Yes	


Ordering Code Definitions






Package Diagrams

Figure 11. 119-pin PBGA (14 × 22 × 2.4 mm) BG119 Package Outline, 51-85115





NOTE: Package Weight: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85115 *D



Acronyms

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
ŌE	Output Enable
PBGA	Plastic Ball Grid Array
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μΑ	microampere				
μS	microsecond				
mA	milliampere				
mm	millimeter				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				



Document History Page

	Document Title: CY7C1062G/CY7C1062GE, 16-Mbit (512 K words × 32 bits) Static RAM with Error-Correcting Code (ECC Document Number: 001-81609							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change				
*E	4800546	NILE	07/31/2015	Changed status from Preliminary to Final.				
*F	5434962	NILE	09/13/2016	Updated DC Electrical Characteristics: Enhanced V _{OH} for voltage range 3.0 V to 3.6 V from 2.2 V to 2.4 V. Updated Footnote 5. Updated part numbers in Ordering Information. Added Tape & Reel ordering codes. Updated copyright notice and Sales, Solutions, and Legal Information.				
*G	5975045	AESATP12	11/30/2017	Updated logo and copyright.				

Document Number: 001-81609 Rev. *G Page 19 of 20



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

ARM® Cortex® Microcontrollers

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parathy grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.