



### Logic Block Diagram - CY62147G



### Logic Block Diagram - CY621472G



# CY62147G/CY621472G





### **Contents**

Pin Configuration - CY62147G	4
Pin Configuration – CY621472G	
Product Portfolio	
Maximum Ratings	<del>6</del>
Operating Range	
DC Electrical Characteristics	
Capacitance	8
Thermal Resistance	
AC Test Loads and Waveforms	8
Data Retention Characteristics	
Data Retention Waveform	9
AC Switching Characteristics	
Switching Waveforms	
Truth Table - CY62147G/CY621472G	

Ordering information	16
Ordering Code Definitions	16
Package Diagrams	17
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC®Solutions	20
Cypress Developer Community	20
Technical Support	20



### Pin Configuration - CY62147G

Figure 1. 48-ball VFBGA pinout (Single Chip Enable without ERR) – CY62147G [2]




Figure 2. 44-pin TSOP II pinout (Single Chip Enable without ERR) – CY62147G [2]

	-		$\overline{}$		
A4 <b>■</b>	<b>1</b>		44	_	A5
A3 <b>■</b>	2		43		A6
A2 <b>=</b>	3		42	-	A7
A1 <b>=</b>	4		41	-	/OE
A0 <b>=</b>	5		40	-	/BHE
/CE1=	6		39	-	/BLE
I/O0 <b>=</b>	7		38	-	I/O15
I/O1 <b>=</b>	8		37	-	I/O14
I/O2=	9		36	-	I/O13
I/O3=	10		35	-	I/O12
VCC=	11		34	-	VSS
VSS <b>=</b>	12	44-TSOP-II	33	-	VCC
I/O4 <b>=</b>	13	1001 II	32	-	I/O11
I/O5=	14		31	-	I/O10
I/O6 <b>=</b>	15		30	-	I/O9
I/O7 <b>=</b>	16		29	-	I/O8
/WE <b>=</b>	17		28	-	NC
A17 <b>=</b>	18		27	-	A8
A16 <b>⊏</b>	19		26	-	A9
A15 <b>=</b>	20		25	-	A10
A14 <b>=</b>	21		24	-	A11
A13 <b>=</b>	22		23	-	A12


#### Note

2. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



### Pin Configuration - CY621472G

Figure 3. 44-pin TSOP II pinout (Dual Chip Enable without ERR) - CY621472G



### **Product Portfolio**

	Features and					Power Di	ssipation		
	Options	•				I <sub>CC</sub> , (mA)	Standby, I <sub>SB2</sub> (µA)		
Product	(see the Pin Configurations section)	Range	V <sub>CC</sub> Range (V)	Speed (ns)	f = f <sub>max</sub>		Stationy, ISB2 (PA)		
					<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max	
CY62147G30/	Single or dual	Automotive-A	2.2 V-3.6 V	45	15	20	3.5	8.7	
CY621472G30	Chip Enables	Automotive-E		55	15	24	-	35	

#### Note

Document Number: 001-95424 Rev. \*C Page 5 of 20

<sup>3.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for a V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to + 150 °C Ambient temperature with power applied ...... –55 °C to + 125 °C Supply voltage to ground potential <sup>[4]</sup> ......–0.3 V to V<sub>CC</sub> + 0.3 V

DC input voltage [4]	–0.3 V to V <sub>CC</sub> + 0.3 V
Output current into outputs (in low st	ate)20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

### **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
Automotive-E	–40 °C to +125 °C	

### **DC Electrical Characteristics**

Over the operating range

DC voltage applied to outputs

Doromotor	Door	n wim ti o m	Toot Condi	tiono	45 ns	(Auto	motive-A)	55 ns	Unit		
Parameter	Desc	cription	Test Conditions		Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OH</sub>	Output	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -	–0.1 mA	2	_	-	2	_	-	V
	HIGH voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -	–1.0 mA	2.4	_	_	2.4	_	-	
V <sub>OL</sub>	Output	2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OL}$ = 0	).1 mA	_	_	0.4	1	-	0.4	V
	1.0\\\		$V_{CC}$ = Min, $I_{OL}$ = 2	2.1 mA	_	_	0.4	-	_	0.4	
V <sub>IH</sub>		2.2 V to 2.7 V	_		1.8	_	$V_{CC} + 0.3^{[4]}$	2	_	$V_{CC} + 0.3^{[4]}$	V
	voltage	2.7 V to 3.6 V	_		2	_	$V_{CC} + 0.3^{[4]}$	2	_	$V_{CC} + 0.3^{[4]}$	
V <sub>IL</sub>	Input LOW	2.2 V to 2.7 V	_		$-0.3^{[4]}$	_	0.6	$-0.3^{[4]}$	_	0.6	V
	voltage	2.7 V to 3.6 V	_		$-0.3^{[4]}$	_	0.8	$-0.3^{[4]}$	_	0.8	
I <sub>IX</sub>	Input leakaç	ge current	$GND \le V_{IN} \le V_{CC}$		-1	_	+1	-5	_	+5	μΑ
I <sub>OZ</sub>	Output leak	age current	GND ≤ V <sub>OUT</sub> ≤ V <sub>O</sub> Output disabled	CC,	-1	_	+1	<b>-</b> 5	-	+5	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operati	ng supply	Max V <sub>CC</sub> ,	$f = f_{MAX}$	_	15	20	_	15	24	mA
	current			f = 1 MHz	_	3.5	6	_	3.5	10	

Document Number: 001-95424 Rev. \*C

Note 4.  $V_{IL(min)} = -2.0 \text{ V}$  and  $V_{IH(max)} = V_{CC} + 2 \text{ V}$  for pulse durations of less than 20 ns.



### DC Electrical Characteristics (continued)

Over the operating range

Doromotor	Description	Toot Conditions	45 ns	(Auto	motive-A)	55 ns	(Auto	motive-E)	Unit
Parameter	Description	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>SB1</sub> <sup>[5]</sup>	Automatic power down current – CMOS inputs; V <sub>CC</sub> = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$eq:continuous_continuous$	-	3.5	8.7	-	-	35	μΑ
I <sub>SB2</sub> <sup>[5]</sup>	Automatic power down current – CMOS inputs V <sub>CC</sub> = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V}$ or $CE_2 \le 0.2 \text{ V},$ $(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $V_{IN} \le 0.2 \text{ V},$ $f = 0, \text{ Max } V_{CC}$	-	3.5	8.7	-	-	35	μΑ

Note
5. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be tied to CMOS levels to meet the  $I_{SB1}$  /  $I_{SB2}$  /  $I_{CCDR}$  spec. Other inputs can be left floating.



### Capacitance


Parameter [6]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter [6]	Description	Test Conditions	48-ball VFBGA	44-pin TSOP II	Unit
- 3/1		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.17	66.82	°C/W
- 30	Thermal resistance (junction to case)		14.90	15.97	°C/W

### **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms [7]



Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R <sub>TH</sub>	6000	8000	645	639	Ω
V <sub>TH</sub>	0.80	1.20	1.75	1.77	V

 <sup>6.</sup> Tested initially and after any design or process changes that may affect these parameters.
 7. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.




### **Data Retention Characteristics**

Over the operating range

Parameter	Description	Conditions	(Automotive-A)			(Automotive-E)			Unit
Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[8]</sup>	Max	Min	<b>Typ</b> <sup>[8]</sup>	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1	_	1	1	1	1	V
I <sub>CCDR</sub> <sup>[9, 10]</sup>	Data retention current	Vcc = 1.2 V,	-	-	13	-	_	50	μА
		$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V},$							
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$							
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$							
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time		0	_	_	0	_	_	ns
t <sub>R</sub> <sup>[11, 12]</sup>	Operation recovery time		45	_	_	55	_	_	ns

### **Data Retention Waveform**

Figure 5. Data Retention Waveform [13]



- 8. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for V<sub>CC</sub> range of 1.65 V–2.2 V), V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), and V<sub>CC</sub> = 5 V (for V<sub>CC</sub> range of 4.5 V–5.5 V), T<sub>A</sub> = 25 °C.
- 9. Chip enables ( $\overline{\text{CE}}_1$  and  $\text{CE}_2$ ) must be tied to CMOS levels to meet the  $I_{SB1}$  /  $I_{SB2}$  /  $I_{CCDR}$  spec. Other inputs can be left floating.
- 10.  $I_{CCDR}$  is guaranteed only after the device is first powered up to  $V_{CC(min)}$  and then brought down to  $V_{DR}$ .
- 11. These parameters are guaranteed by design.
- 12. Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \ \mu s$  or stable at  $V_{CC(min)} \ge 100 \ \mu s$ .
- 13. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



### **AC Switching Characteristics**

<b>5</b> [14]	Description.	45 ns		55 ns		11.24
Parameter [14]	Description	Min	Max	Min	Max	Unit
Read Cycle	,					
t <sub>RC</sub>	Read cycle time	45	_	55	_	ns
t <sub>AA</sub>	Address to data valid	_	45	_	55	ns
t <sub>OHA</sub>	Data hold from address change	10	_	10	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	_	45	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low impedance <sup>[15, 16]</sup>	5	_	5	-	ns
t <sub>HZOE</sub>	OE HIGH to HI-Z <sup>[15, 16, 17]</sup>	_	18	_	18	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low impedance <sup>[15, 16]</sup>	10	_	10	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to HI-Z <sup>[15, 16, 17]</sup>	_	18	_	18	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[16]</sup>	0	_	0	-	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[16]</sup>	_	45	_	55	ns
t <sub>DBE</sub>	BLE / BHE LOW to data valid	_	45	_	55	ns
t <sub>LZBE</sub>	BLE / BHE LOW to Low impedance[15, 16]	5	_	5	-	ns
t <sub>HZBE</sub>	BLE / BHE HIGH to HI-Z <sup>[15, 16, 17]</sup>	_	18	_	18	ns
Write Cycle [18	, 19]	•	•	•	•	•
t <sub>WC</sub>	Write cycle time	45	_	55	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	_	40	-	ns
t <sub>AW</sub>	Address setup to write end	35	_	40	-	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	-	ns
t <sub>PWE</sub>	WE pulse width	35	_	40	-	ns
t <sub>BW</sub>	BLE / BHE LOW to write end	35	_	45	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>HZWE</sub>	WE LOW to HI-Z <sup>[15, 16, 17]</sup>	_	18	_	20	ns
t <sub>LZWE</sub>	WE HIGH to Low impedance <sup>[15, 16]</sup>	10	_	10	-	ns

<sup>14.</sup> Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \ge 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \ge 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$  V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

<sup>15.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

16. These parameters are guaranteed by design.

17. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.

<sup>18.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE, or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that

<sup>19.</sup> The minimum pulse width in Write Cycle No 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be equal to sum of  $t_{\text{SD}}$  and  $t_{\text{HZWE}}$ .



### **Switching Waveforms**

Figure 6. Read Cycle No. 1 of CY62147G/CY621472G (Address Transition Controlled) [20, 21]





Figure 7. Read Cycle No. 2 (OE Controlled) [21, 22, 23]



#### Notes


- 20. The device is continuously selected.  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both  $= V_{IL}$ .
- 21.  $\overline{\text{WE}}$  is HIGH for Read cycle.
- 22. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 23. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.

Document Number: 001-95424 Rev. \*C



### Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled) [24, 25, 26]



<sup>24.</sup> For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $CE_2$ . When  $\overline{CE}_1$  is LOW and  $CE_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW, CE is HIGH.

<sup>25.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

<sup>26.</sup> Data I/O is in a HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .



### Switching Waveforms (continued)

Figure 9. Write Cycle No. 2 ( $\overline{\text{CE}}$  Controlled) [27, 28, 29]





Figure 10. Write Cycle No. 3 (WE Controlled, OE LOW) [27, 28, 29, 30]



#### Notes

- 27. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW, CE is HIGH.
- 28. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE<sub>1</sub> = V<sub>IL</sub>, BHE or BLE or both = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates
- 29. Data I/O is in HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .


  30. The minimum write pulse width for Write Cycle No. 3 (WE Controlled,  $\overline{OE}$  LOW) should be sum of  $t_{HZWE}$  and  $t_{SD}$ .

Document Number: 001-95424 Rev. \*C



### Switching Waveforms (continued)

Figure 11. Write Cycle No. 4 (BHE/BLE Controlled) [31, 32, 33]



Notes
31. For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

32. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{IL}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BHE}$  or  $\overline{BHE}$  or both =  $V_{IL}$ , and  $\overline{CE}_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

33. Data I/O is in a HI-Z state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .



### Truth Table - CY62147G/CY621472G

CE / CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[34]</sup>	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[34]</sup>	L	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[34]</sup>	X <sup>[34]</sup>	Х	Х	Н	Н	HI-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); HI-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	HI-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	Н	HI-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	Н	L	HI-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	L	HI-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); HI-Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	HI-Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )


Note
34. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



### **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
45	2.2 V-3.6 V	CY62147G30-45BVXA	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable	Automotive-A
		CY62147G30-45BVXAT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable, Tape and Reel	
		CY62147G30-45ZSXA	51-85087	44-pin TSOP II without ERR	
		CY62147G30-45ZSXAT	51-85087	44-pin TSOP II without ERR, Tape and Reel	
		CY621472G30-45ZSXA	51-85087	44-pin TSOP II, Dual Chip Enable	
		CY621472G30-45ZSXAT	51-85087	44-pin TSOP II, Dual Chip Enable, Tape and Reel	
55	2.2 V-3.6 V	CY62147G30-55BVXE	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable	Automotive-E
		CY62147G30-55BVXET	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable, Tape and Reel	
		CY62147G230-55ZSXE	51-85087	44-pin TSOP II, Dual Chip Enable	
		CY62147G230-55ZSXET	51-85087	44-pin TSOP II, Dual Chip Enable, Tape and Reel	
		CY62147G30-55ZSXE	51-85087	44-pin TSOP II	
		CY62147G30-55ZSXET	51-85087	44-pin TSOP II, Tape and Reel	

### **Ordering Code Definitions**





### **Package Diagrams**

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087





Figure 13. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



Document Number: 001-95424 Rev. \*C

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)

posted on the Cypress web.

NOTE:

51-85150 \*H



### **Acronyms**

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			

Document Number: 001-95424 Rev. \*C Page 18 of 20



## **Document History Page**

Document Title: CY62147G/CY621472G MoBL <sup>®</sup> Automotive, 4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-95424					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*B	5032662	NILE	12/01/2015	Changed status from Preliminary to Final.	
*C	5428830	NILE	09/07/2016	Updated Maximum Ratings: Updated Note 4 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of $V_{OH}$ parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V" and Test Condition " $V_{CC}$ = Min, $I_{OH}$ = $-1.0$ mA". Changed minimum value of $V_{IH}$ parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Ordering Information: Updated part numbers. Updated to new template.	

Document Number: 001-95424 Rev. \*C Page 19 of 20



### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

### PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems of the medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-95424 Rev. \*C Revised September 7, 2016 Page 20 of 20

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor Corporation.