# **TABLE OF CONTENTS**

Added Surface Tracking Section, Insulation Wear Out Section,

Equation 1 and Equation 2; Renumbered Sequentially, Calculation

Features	Buck Regulator	25
Applications	Inverting Regulator	26
General Description	Power Good	26
Typical Application Circuit	Power-Up Sequence	26
Companion Products	Oscillator and Synchronization	26
Revision History	Thermal Shutdown	27
Specifications	Data Isolation	27
Regulatory Information7	Applications Information	29
Electromagnectic Compatibility8	Component Selection	29
Insulation and Safety Related Specifications8	Flyback Regulator Components Selection	30
DIN V VDE 0884-10 (VDE V 0884-10) Insulation	Buck Regulator Components Selection	33
Characteristics9	Inverting Regulator Component Selection	
Absolute Maximum Ratings10	Insulation Lifetime	
Thermal Resistance	Thermal Analysis	
ESD Caution	Typical Application Circuit	
Pin Configuration and Function Descriptions11	PCB Layout Considerations	
Typical Performance Characteristics	Outline Dimensions	
Theory of Operation23	Ordering Guide	
Flyback Regulator		
REVISION HISTORY		
12/2019—Rev. 0 to Rev. A	and Use of Parameters Example Section, and Figure 7	
Changes Table 9	Renumbered Sequentially	
Changes to Figure 48 and Figure 51	Changes to Figure 76	
Changes to Figure 52 to Figure 57	Updated Outline Dimensions	
Changes to Figure 58 to Figure 63	Changes to Ordering Guide	38
Changes to Insulation Lifetime Section		

1/2019—Revision 0: Initial Version

# **SPECIFICATIONS**

VINP voltage  $(V_{INP}) = 24$  V, MVDD voltage  $(V_{MVDD}) = 3.3$  V, SVDDx voltage  $(V_{SVDDx}) = 3.3$  V, VOUT1 voltage  $(V_{OUT1}) = 24$  V, VOUT2 voltage  $(V_{OUT2}) = 5.15$  V, VOUT3 voltage  $(V_{OUT3}) = -15$  V, and  $T_A = 25^{\circ}$ C for typical specifications. Minimum and maximum specification apply over the entire operating range of 4.5 V  $\leq$  V<sub>INP</sub>  $\leq$  60 V, 2.3 V  $\leq$  V<sub>MVDD</sub>  $\leq$  5.5 V, 1.8 V  $\leq$  V<sub>SVDDx</sub>  $\leq$  5.5 V, and  $-40^{\circ}$ C  $\leq$   $T_J \leq$  +125 $^{\circ}$ C, unless otherwise noted.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
INPUT SUPPLY VOLTAGE RANGE						
VINP	V <sub>INP</sub>	4.5		60	V	
MVDD	V <sub>MVDD</sub>	2.3		5.5	V	
SVDDx	$V_{SVDDx}$	1.8		5.5	V	Applies to SVDD1 and SVDD2
OUTPUT POWER AND EFFICIENCY						Transformer = 750316743
Total Output Power			1720		mW	$V_{OUT1}$ current ( $I_{OUT1}$ ) = 70 mA, $V_{OUT2}$ current ( $I_{OUT2}$ ) = 7 mA, $V_{OUT3}$ current ( $I_{OUT3}$ ) = -0.3 mA
			520		mW	$I_{OUT1} = 20 \text{ mA}, I_{OUT2} = 7 \text{ mA}, I_{OUT3} = -0.3 \text{ mA}$
Efficiency			88.8		%	$I_{OUT1} = 70 \text{ mA}, I_{OUT2} = 7 \text{ mA}, I_{OUT3} = -0.3 \text{ mA}$
			84.8		%	$I_{OUT1} = 20 \text{ mA}, I_{OUT2} = 7 \text{ mA}, I_{OUT3} = -0.3 \text{ mA}$
Power Dissipation			216.5		mW	$I_{OUT1} = 70 \text{ mA}, I_{OUT2} = 7 \text{ mA}, I_{OUT3} = -0.3 \text{ mA}$
			93.1		mW	$I_{OUT1} = 20 \text{ mA}, I_{OUT2} = 7 \text{ mA}, I_{OUT3} = -0.3 \text{ mA}$
QUIESCENT CURRENT						
VINP						
Operating Current	I <sub>Q_VINP</sub>		1.77		mA	Normal operation, $V_{OUT1}$ , $V_{OUT2}$ , $V_{OUT3} = no load$
Shutdown Current MVDD	Ishdn_vinp		125	175	μΑ	EN voltage $(V_{EN}) = 0 V$
SPI Active Mode	IQ_MVDD (SPI_ACTIVE)		4.1	6.5	mA	$V_{lx}^{1} = logic low, \overline{MSS} = logic low$
			9.2	14	mA	$V_{lx}^{1} = logic high, \overline{MSS} = logic low$
SPI Low Power Mode	Q MVDD (SPI LOWPWR)		1.6	2.5	mA	$V_{lx}^1 = logic low, \overline{MSS} = logic high$
	C		1.6	2.5	mA	$V_{lx}^1 = logic high, \overline{MSS} = logic high$
SVDD1						
SPI Active Mode	IQ SVDD1 (SPI ACTIVE)		1.8	2.7	mA	$V_{lx}^{1} = logic low, \overline{SSS} = logic low$
5.17.60.76	-Q_SVDDT(SIT_ACTIVE)		5.7	8.6	mA	$V_{lx}^1 = logic high, \overline{SSS} = logic low$
SPI Low Power Mode	lo creat (correction)		1.8	2.7	mA	$V_{1x}^{1} = logic low, \overline{SSS} = logic low$
311 LOW 1 OWEI MODE	I <sub>Q_SVDD1</sub> (SPI_LOWPWR)		1.8	2.7	mA	$V_{lx}^{1} = logic high, \overline{SSS} = logic high$
CADDS						
SVDD2	I <sub>Q_SVDD2</sub>		39 2	85 2.5	μA mA	$V_{lx}^1 = logic low$ $V_{lx}^1 = logic high$
UVLO				2.5	IIIA	Vix — logic mgm
VINP						Relative to PGNDP
Rising Threshold	Vuvlo_flyback (rise)		4.44	4.49	V	nelative to I GIVDF
Falling Threshold	VUVLO_FLYBACK (RISE)  VUVLO FLYBACK (FALL)	4.29	4.44	T.+7	V	
Hysteresis	▼ UVLO_FLYBACK (FALL)	7.23	100		mV	
MVDD			100		''''	Relative to MGND
Rising Threshold	VUVLO_MVDD (RISE)		2.14	2.28	V	The state of the s
Falling Threshold	VUVLO_MVDD (FALL)	1.9	2	2.20	v	
Hysteresis	• OVLO_IVIVDD (FALL)		140		mV	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
THERMAL SHUTDOWN						
Threshold	T <sub>SHDN</sub>		150		°C	
Hysteresis	T <sub>HYS</sub>		15		°C	
PRECISION ENABLE						
Rising Input Threshold	V <sub>EN_RISING</sub>	1.10	1.135	1.20	V	
Input Hysteresis	V <sub>EN_HYST</sub>		100		mV	
Leakage Current			0.03	0.5	μΑ	$V_{EN} = V_{INP}$
POWER GOOD						
Power-Good Threshold						
Flyback Regulator						
Lower Limit	$V_{PG\_FLYBACK\_LL}$	87.5	90	92.5	%	Fixed and adjustable output versions
Upper Limit	<b>V</b> PG_FYLBACK_UL	107.5	110	112.5	%	Fixed and adjustable output versions
Buck Regulator						versions
Lower Limit	V <sub>PG</sub> BUCK LL	87.5	90	92.5	%	
Upper Limit	V <sub>PG_BUCK_UL</sub>	107.5	110	112.5	%	
Inverting Regulator						
Lower Limit	V <sub>PG_INVERTER_LL</sub>	87.5	90	92.5	%	
Upper Limit	V <sub>PG_INVERTER_UL</sub>	107.5	110	112.5	%	
Glitch Rejection			1.36		μs	Glitch of ±15% of the typical output
Output Voltage						
Logic High	$V_{\sf PWRGD\_OH}$	V <sub>MVDD</sub> – 0.4			V	PWRGD current ( $I_{PWRGD}$ ) = -1 mA
Logic Low	V <sub>PWRGD_OL</sub>			0.4	٧	I <sub>PWRGD</sub> = 1 mA
SLEW						
Voltage Level Threshold						
Slow Slew Rate				8.0	V	
Normal Slew Rate		2			V	
Input Current						
Slow Slew Rate		-10			μΑ	Slew voltage ( $V_{SLEW}$ ) = 0 V to 0.8 V
Normal Slew Rate				10	μΑ	$V_{SLEW} = 2 V \text{ to } V_{INP}$
Fast Slew Rate		-1		+1	μΑ	SLEW pin not connected
CLOCK SYNCHRONIZATION						
SYNC Input						
Input Clock						
Range	f <sub>SYNC</sub>	350		750	kHz	
Minimum On Pulse Width	tsync_min_on	100			ns	
Minimum Off Pulse Width	t <sub>SYNC_MIN_OFF</sub>	150			ns	
High Logic	V <sub>H</sub> (SYNC)	1.3			V	
Low Logic	V <sub>L (SYNC)</sub>			0.4	V	
Leakage Current		-1	0.005	1	μΑ	SYNC voltage $(V_{SYNC}) = V_{SVDDx}$
FLYBACK REGULATOR						
Output Voltage Range	V <sub>OUT1 (ADJ)</sub>	6		28	V	ADP1031ACPZ-1, ADP1031ACPZ-2, and ADP1031ACPZ-3
	V <sub>OUT1</sub> (FIXED)		24		V	ADP1031ACPZ-4
	VOUT1 (FIXED)		21		V	ADP1031ACPZ-5
Output Voltage Accuracy	• OUTT (FIXED)	-1.5		+1.5	%	Fixed output options

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Feedback Voltage	V <sub>FB1</sub>		0.8		V	
Feedback Voltage Accuracy		-1.5		+1.5	%	Adjustable output options
Feedback Bias Current	I <sub>FB1</sub>			0.05	μΑ	
Load Regulation	$(\Delta V_{FB1}/V_{FB1})/\Delta I_{OUT1}$		-0.0005		%/mA	$I_{OUT1} = 4 \text{ mA to } 24 \text{ mA},$ $I_{OUT2} = 10 \text{ mA}, I_{OUT3} = -1 \text{ mA}$
Line Regulation	(ΔV <sub>OUT1</sub> /V <sub>OUT1</sub> )/ΔV <sub>INP</sub>		0.0003		%/V	$V_{INP} = 16 \text{ V to } 32 \text{ V, } I_{OUT1} = 20 \text{ mA,}$ $I_{OUT2} = 10 \text{ mA, } I_{OUT3} = -1 \text{ mA}$
Power Field Effect Transistor (FET) On Resistance	Ron (FLYBACK)		3		Ω	SWP current (I <sub>SWP</sub> ) = 100 mA
Current-Limit Threshold	ILIM (FLYBACK)	280	300	320	mA	
SWP Leakage Current			0.03	0.5	μΑ	SWP voltage (V <sub>SWP</sub> ) = 60 V
SWP Capacitance	Cswp		50		pF	
Switching Frequency	f <sub>SW (FLYBACK)</sub>	235	250	265	kHz	SYNC = low or high
· ,			$f_{SYNC}/2$		kHz	SYNC = external clock
Minimum On Time			425		ns	
Minimum Off Time			220		ns	
Soft Start Timer	tss (flyback)		8		ms	
Severe Overvoltage Threshold	SOVP <sub>FLYBACK</sub>	29.4	30	30.6	V	Flyback regulator stops switching until the overvoltage is removed
Severe Overvoltage Hysteresis	SOVP <sub>FLYBACK_HYST</sub>		500		mV	
BUCK REGULATOR						
Output Voltage	V <sub>OUT2</sub>		5.15		V	ADP1031ACPZ-1, ADP1031ACPZ-4, and ADP1031ACPZ-5
			5.0		V	ADP1031ACPZ-2
			3.3		V	ADP1031ACPZ-3
Output Voltage Accuracy		-1.5		+1.5	%	I <sub>OUT2</sub> = 10 mA, applies to all models
Load Regulation	$(\Delta V_{OUT2}/V_{OUT2})/\Delta I_{OUT2}$		-0.0005		%/mA	$I_{OUT2} = 2 \text{ mA to } 50 \text{ mA}$
Line Regulation	$(\Delta V_{OUT2}/V_{OUT2})/\Delta V_{OUT1}$		0.0004		%/V	$V_{OUT1} = 6 \text{ V to } 28 \text{ V, } I_{OUT2} = 7 \text{ mA}$
Power FET On Resistance	RON NFET (BUCK)		1		Ω	SW2 current ( $I_{SW2}$ ) = 100 mA
	RON PFET (BUCK)		2.5		Ω	$I_{SW2} = 100 \text{ mA}$
Current-Limit Threshold	I <sub>LIM (BUCK)</sub>	280	300	320	mA	13w2
SW2 Leakage Current	-LIW (BOCK)			0_0		
P Type Metal-Oxide Semiconductor (PMOS)			0.03	0.5	μΑ	$V_{SW2} = 0 V$
N Type Metal-Oxide Semiconductor (NMOS)			0.03	0.5	μΑ	$V_{SW2} = 28 \text{ V}$
Switching Frequency	f <sub>SW (BUCK)</sub>	117.5	125	132.5	kHz	SYNC = low or high
· /			f <sub>SYNC</sub> /4		kHz	SYNC = external clock
Minimum On Time			200		ns	
Soft Start Timer	tss (BUCK)		8		ms	
Active Pull-Down Resistor	R <sub>PD (BUCK)</sub>		1.7		kΩ	1.23 V < V <sub>OUT1</sub> < 4.5 V
INVERTING REGULATOR	. 5 (550)					5011 1 112 1
Output Voltage Range	V <sub>OUT3</sub>	-24		<b>-</b> 5	V	
Feedback Voltage	V <sub>FB3</sub>		0.8	,	V	In reference to V <sub>OUT3</sub>
Feedback Voltage Feedback Voltage Accuracy	¥ F03	-1.5	0.0	+1.5	%	Adjustable output option
Feedback Bias Current	I <sub>FB3</sub>	د.۱ –		0.05	μΑ	Augustable output option
Load Regulation	$(\Delta V_{FB3}/V_{FB3})/\Delta I_{OUT3}$		-0.01	0.05	μΑ %/mA	I <sub>ουτ3</sub> = 1 mA to 15 mA
Line Regulation	$(\Delta V_{OUT3}/V_{OUT3})/\Delta V_{OUT1}$		0.0005		%/V	$V_{OUT1} = 6 \text{ V to } 28 \text{ V, } I_{OUT3} = -15 \text{ mA}$
Power FET On Resistance	Ron_nfet (inverter)		1.45		Ω	SW3 current ( $I_{SW3}$ ) = 100 mA
	R <sub>ON_PFET</sub> (INVERTER)		2.2		Ω	$I_{SW3} = 100 \text{ mA}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Current-Limit Threshold	I <sub>LIM</sub> (INVERTER)	280	300	320	mA	
SW3 Leakage Current						
PMOS			0.03	0.5	μΑ	$V_{SW3} = -24 \text{ V}$
NMOS			0.03	0.5	μΑ	$V_{SW3} = 24 \text{ V}$
Switching Frequency	f <sub>SW (INVERTER)</sub>	117.5	125	132.5	kHz	SYNC = low or high
			$f_{SYNC}/4$		kHz	SYNC = external clock
Minimum On Time			178		ns	
Soft Start Timer	t <sub>SS (INVERTER)</sub>		8		ms	
Active Pull-Down Resistor	R <sub>PD</sub> (INVERTER)		350		Ω	1.23 V < V <sub>OUT1</sub> < 4.5 V
ISOLATORS, DC SPECIFICATIONS						
MCK, MSS, MO, SO, MGPI1, MGPI2, SGPI3						
Input Threshold						
Logic High	V <sub>IH</sub>	0.7 ×			V	$V_{xVDD} = V_{MVDD} \text{ or } V_{SVDDx}$
		$V_{xVDD}$				
Logic Low	V <sub>IL</sub>			0.3 ×	V	$V_{xVDD} = V_{MVDD} \text{ or } V_{SVDDx}$
				$V_{xVDD}$		
Input Current	lı .	-1		+1	μΑ	$0 \text{ V} \leq V_{\text{INPUT}} \leq V_{\text{xVDD}}$
SCK, <del>SSS</del> , SI, MI						
Output Voltage						
Logic High	V <sub>OH</sub>	$V_{xVDD}$ $-$			V	$I_{Ox}^2 = -20 \mu A, V_{Ix} = V_{IxH}^3$
		0.1				
		V <sub>xVDD</sub> -			V	$I_{Ox}^2 = -2 \text{ mA}, V_{Ix} = V_{IxH}^3$
Logislaw	V	0.4		0.1	V	$I_{Ox}^2 = 20 \mu A, V_{Ix} = V_{IxL}^4$
Logic Low	V <sub>OL</sub>		0.15	0.1	V	$I_{0x}^2 = 20  \mu A, V_{1x} = V_{1xL}^4$ $I_{0x}^2 = 2  mA, V_{1x} = V_{1xL}^4$
SGPO1, SGPO2, MGPO3			0.15	0.4	V	$IOx^- = 2 IIIA, VIX = VIXL$
Output Voltage						
Logic High	V <sub>OH</sub>	V <sub>xVDD</sub> –			V	$I_{Ox}^2 = -20 \mu A, V_{Ix} = V_{IxH}^3$
Logic High	VOH	0.1			V	$I_{OX} = -20 \mu\text{A}, V_{IX} = V_{IXH}$
		V <sub>xVDD</sub> -			V	$I_{Ox}^2 = -500  \mu A$ , $V_{Ix} = V_{IxH}^3$
		0.4				Jos program visit
Logic Low	V <sub>OL</sub>			0.1	V	$I_{Ox}^2 = 20 \mu A, V_{Ix} = V_{IxL}^4$
-			0.15	0.4	V	$I_{Ox}^2 = 500  \mu A, V_{Ix} = V_{IxL}^4$
SCK, SI, MI						
Tristate Leakage		-1	0.01	1	μΑ	$\overline{MSS} = logichigh$
		-1	0.01	1	μΑ	$V_{Ox}^5 = V_{xVDD}$
ISOLATORS, SWITCHING SPECIFICATION						
MCK, MSS, MO, SO						
SPI Clock Rate	SPI <sub>MCK</sub>			16.6	MHz	
Latency			100	125	ns	Delay from MSS going low
			.00	. 23		to the first data out is valid
Input Pulse Width	t <sub>PW</sub>	17			ns	Within PWD limit
Input Pulse Width Distortion	t <sub>PWD</sub>	',	0.25	6.5	ns	tplh - tphl
Channel Matching						1
Codirectional	t <sub>PSKCD</sub>		0.5	5.5	ns	
Opposing Direction	teskod		0.5	4	ns	

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>					50% input to 50% output
			7	11	ns	$V_{MVDD} = 5 V$ , $V_{SVDD1} = 5 V$
			7	12	ns	$V_{MVDD} = 3.3V, V_{SVDD1} = 5 V$
			7	15	ns	$V_{MVDD} = 3.3 \text{ V}, V_{SVDD1} = 3.3 \text{ V}$
			8.5	12	ns	$V_{MVDD} = 2.3 \text{ V}, V_{SVDD1} = 1.8 \text{ V}$
Jitter			620		ps p-p	$V_{MVDD} = 5 V$ , $V_{SVDD1} = 5 V$
			100		ps rms	$V_{MVDD} = 5 \text{ V}, V_{SVDD1} = 5 \text{ V}$
			440		ps p-p	$V_{MVDD} = 3.3 \text{ V}, V_{SVDD1} = 5 \text{ V}$
			80		ps rms	$V_{MVDD} = 3.3 \text{ V}, V_{SVDD1} = 5 \text{ V}$
			290		ps p-p	$V_{MVDD} = 3.3 \text{ V}, V_{SVDD1} = 3.3 \text{ V}$
			60		ps rms	$V_{MVDD} = 3.3 \text{ V}, V_{SVDD1} = 3.3 \text{ V}$
			410		ps p-p	$V_{MVDD} = 2.3 \text{ V}, V_{SVDD1} = 1.8 \text{ V}$
			110		ps rms	$V_{MVDD} = 2.3 \text{ V, } V_{SVDD1} = 1.8 \text{ V}$
MGPI1, MGPI2, SGPI3						
Data Rate				100	kbps	
Input Pulse Width	t <sub>PW</sub>	10			μs	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			14	μs	50% input to 50% output
Jitter				19.5	μs	
ISOLATORS AC SPECIFICATIONS						
General-Purpose Input/Output (GPIO)						
Output Rise Time/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
SPI						
Output Rise Time/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2		ns	10% to 90%
Common-Mode Transient Immunity <sup>6</sup>	CM		100		kV/μs	

 $<sup>^1</sup>$   $V_{lx}$  is the Channel x logic input, where Channel x can be MCK, MO, SO, MGPI1, MGPI2, or MGPI3.

# **REGULATORY INFORMATION**

See Table 8 and the Insulation Lifetime section for the recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

**Table 2. Safety Certifications** 

UL (Pending)	CSA (Pending)	VDE (Pending)
Recognized Under UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
2500 V rms Single Protection	CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2: basic insulation at 300 V rms (424 V <sub>PEAK</sub> )	Basic insulation, 565 V <sub>PEAK</sub>
	CSA 61010-1-12 and IEC 61010-1 third edition: basic insulation at 300 V rms mains, 300 V rms (424 V <sub>PEAK</sub> ) secondary	

<sup>&</sup>lt;sup>2</sup> lo<sub>x</sub> is the output current of the pin.
<sup>3</sup> V<sub>IM</sub> is the input side, logic high.
<sup>4</sup> V<sub>IM</sub> is the input side, logic low.

 $<sup>^{5}</sup>$   $V_{Ox}$  is the voltage where the output is pulled.

<sup>&</sup>lt;sup>6</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining VOUT > 0.8 MVDD and/or SVDDx. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

# **ELECTROMAGNECTIC COMPATIBILITY**

# Table 3.

Regulatory Body	Standard	Comment
SGS-CCSR	CISPR11 Class B	Tested using the system board with the AD5758

# **INSULATION AND SAFETY RELATED SPECIFICATIONS**


# Table 4.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)				
Field Power Domain to Master Domain		2.15	mm min	Measured from field power pins and pads to master pins and pads, shortest distance through air
Field Power Domain to Slave Domain		2.15	mm min	Measured from field power pins and pads to slave pins and pads, shortest distance through air
Master Domain to Slave Domain		2.15	mm min	Measured from master pins and pads to slave pins and pads, shortest distance through air
Minimum External Tracking (Creepage)				
Field Power Domain to Master Domain		2.15	mm min	Measured from field power pins and pads to master pins and pads, shortest distance path along body
Field Power Domain to Slave Domain		2.15	mm min	Measured from field power pins and pads to slave pins and pads, shortest distance path along body
Master Domain to Slave Domain		2.15	mm min	Measured from master pins and pads to slave pins and pads, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		18	μm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303, Part 1
Material Group		II		Material group (DIN VDE 0110, 1/89, Table 1)

# DIN V VDE 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

Table 5.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to III	
For Rated Mains Voltage ≤ 300 V rms			I to II	
For Rated Mains Voltage ≤ 400 V rms			l to l	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		$V_{IORM}$	565	$V_{PEAK}$
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd (m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	1060	V <sub>PEAK</sub>
Input to Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	V <sub>pd (m)</sub>	847	V <sub>PEAK</sub>
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd (m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge $< 5$ pC		678	$V_{PEAK}$
Highest Allowable Overvoltage		V <sub>IOTM</sub>	3537	$V_{PEAK}$
Surge Isolation Voltage	$V_{PEAK}$ = 12.8 kV, 1.2 $\mu s$ rise time, 50 $\mu s$ , 50% fall time	V <sub>IOSM</sub>	4000	$V_{PEAK}$
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Maximum Junction Temperature		Ts	150	°C
Total Power Dissipation at 25°C		$P_S$	2.48	W
Insulation Resistance at T <sub>S</sub>	$V_{10} = 500  V$	Rs	>109	Ω



# **ABSOLUTE MAXIMUM RATINGS**

#### Table 6.

Parameter         Rating           VINP to PGNDP         61 V           SWP to VINP         VINP + 70 V or 110 V, whichever is lower           SLEW to GNDP         -0.3 V to VINP + 0.3 V           EN to GNDP         -0.3 V to +61 V           VOUT1 to SGND2         35 V           FB1 to SGND2         -0.3 V to VOUT1 + 0.3 V           VOUT1 to VOUT3         61 V           SW2 to SGND2         -0.3 V to VOUT1 + 0.3 V           VOUT2 to SGND2         6V           SW3 to SGND2         VOUT3 - 0.3 V to VOUT1 + 0.3 V           VOUT3 to SGND2         -26 V to +0.3 V           FB3 to VOUT3         +3.3 V to -0.3 V           SVDD1 to SGND1         6.0 V           SVDD2 to SGND2         6.0 V           SSS, SCK, SI, SO to SGND1         -0.3 V to SVDD1 + 0.3 V           SGPO1, SGPO2, SGPI3 to SGND2         -0.3 V to SVDD2 + 0.3 V           SYNC to SGND2         -0.3 V to +6 V
SWP to VINP  SLEW to GNDP  FN to GNDP  VOUT1 to SGND2  FB1 to SGND2  VOUT1 to VOUT3  SW2 to SGND2  VOUT2 to SGND2  SW3 to SGND2  VOUT3 to SGND2  VOUT3 to SGND2  SW3 to SGND2  VOUT3 to SGND2  SW3 to SGND2  VOUT3 to SGND2  SW3 to SGND2  VOUT3 to SGND2  FB3 to VOUT3  SVDD1 to SGND1  SVDD2 to SGND1  SVDD2 to SGND2  SSS, SCK, SI, SO to SGND1  SGPO1, SGPO2, SGPI3 to SGND2  VINP + 70 V or 110 V, whichever is lower  -0.3 V to VINP + 0.3 V  -0.3 V to VOUT1 + 0.3 V  VOUT1 + 0.3 V  VOUT3 - 0.3 V to VOUT1 + 0.3 V  +3.3 V to -0.3 V  6.0 V  -0.3 V to SVDD1 + 0.3 V  -0.3 V to SVDD1 + 0.3 V
Whichever is lower
SLEW to GNDP EN to GNDP FN to GNDP VOUT1 to SGND2 FB1 to SGND2 VOUT1 to VOUT3 SW2 to SGND2 VOUT2 to SGND2 SW3 to SGND2 VOUT3 to SGND2 VOUT3 to SGND2 SW3 to SGND2 VOUT3 to SGND2 SW3 to SGND2 VOUT3 to SGND2 FB3 to VOUT3 SVDD1 to SGND1 SVDD2 to SGND2 SSS, SCK, SI, SO to SGND1 SGPO1, SGPO2, SGPI3 to SGND2  -0.3 V to VINP + 0.3 V -0.3 V to VOUT1 + 0.3 V VOUT1 + 0.3 V VOUT1 + 0.3 V +3.3 V to -0.3 V 6.0 V -0.3 V to SVDD1 + 0.3 V -0.3 V to SVDD1 + 0.3 V
EN to GNDP  VOUT1 to SGND2  FB1 to SGND2  VOUT1 to VOUT3  SW2 to SGND2  VOUT2 to SGND2  SW3 to SGND2  VOUT3 to SGND2  FB3 to VOUT3  SVDD1 to SGND1  SVDD2 to SGND2  SSS, SCK, SI, SO to SGND1  SGPO1, SGPO2, SGPI3 to SGND2  -0.3 V to +61 V  35 V  VOUT1 + 0.3 V  61 V  -0.3 V to VOUT1 + 0.3 V  VOUT3 - 0.3 V to VOUT1 + 0.3 V  VOUT3 - 0.3 V to -0.3 V  6.0 V  -0.3 V to SVDD1 + 0.3 V  -0.3 V to SVDD1 + 0.3 V
VOUT1 to SGND2       35 V         FB1 to SGND2       -0.3 V to VOUT1 + 0.3 V         VOUT1 to VOUT3       61 V         SW2 to SGND2       -0.3 V to VOUT1 + 0.3 V         VOUT2 to SGND2       6V         SW3 to SGND2       VOUT3 - 0.3 V to VOUT1 + 0.3 V         VOUT3 to SGND2       -26 V to +0.3 V         FB3 to VOUT3       +3.3 V to -0.3 V         SVDD1 to SGND1       6.0 V         SVDD2 to SGND2       6.0 V         SSS, SCK, SI, SO to SGND1       -0.3 V to SVDD1 + 0.3 V         SGPO1, SGPO2, SGPI3 to SGND2       -0.3 V to SVDD2 + 0.3 V
FB1 to SGND2  VOUT1 to VOUT3  SW2 to SGND2  VOUT2 to SGND2  SW3 to SGND2  VOUT3 to SGND2  FB3 to VOUT3  SVDD1 to SGND1  SVDD2 to SGND2  SSS, SCK, SI, SO to SGND1  SGPO1, SGPO2, SGPI3 to SGND2  -0.3 V to VOUT1 + 0.3 V  VOUT3 to VOUT3  +3.3 V to -0.3 V  6.0 V  -0.3 V to SVDD1 + 0.3 V  -0.3 V to SVDD2 + 0.3 V
VOUT1 to VOUT3       61 V         SW2 to SGND2       -0.3 V to VOUT1 + 0.3 V         VOUT2 to SGND2       6 V         SW3 to SGND2       VOUT3 - 0.3 V to VOUT1 + 0.3 V         VOUT3 to SGND2       -26 V to +0.3 V         FB3 to VOUT3       +3.3 V to -0.3 V         SVDD1 to SGND1       6.0 V         SVDD2 to SGND2       6.0 V         SSS, SCK, SI, SO to SGND1       -0.3 V to SVDD1 + 0.3 V         SGPO1, SGPO2, SGPI3 to SGND2       -0.3 V to SVDD2 + 0.3 V
SW2 to SGND2
VOUT2 to SGND2       6 V         SW3 to SGND2       VOUT3 – 0.3 V to VOUT1 + 0.3 V         VOUT3 to SGND2       -26 V to +0.3 V         FB3 to VOUT3       +3.3 V to -0.3 V         SVDD1 to SGND1       6.0 V         SVDD2 to SGND2       6.0 V         SSS, SCK, SI, SO to SGND1       -0.3 V to SVDD1 + 0.3 V         SGPO1, SGPO2, SGPI3 to SGND2       -0.3 V to SVDD2 + 0.3 V
SW3 to SGND2  VOUT3 - 0.3 V to VOUT1 + 0.3 V  VOUT3 to SGND2  FB3 to VOUT3  SVDD1 to SGND1  SVDD2 to SGND2  SSS, SCK, SI, SO to SGND1  SGPO1, SGPO2, SGPI3 to SGND2  -0.3 V to SVDD2 + 0.3 V  -0.3 V to SVDD2 + 0.3 V
VOUT1 + 0.3 V VOUT3 to SGND2
VOUT3 to SGND2       −26 V to +0.3 V         FB3 to VOUT3       +3.3 V to −0.3 V         SVDD1 to SGND1       6.0 V         SVDD2 to SGND2       6.0 V         SSS, SCK, SI, SO to SGND1       −0.3 V to SVDD1 + 0.3 V         SGPO1, SGPO2, SGPI3 to SGND2       −0.3 V to SVDD2 + 0.3 V
FB3 to VOUT3 +3.3 V to −0.3 V  SVDD1 to SGND1 6.0 V  SVDD2 to SGND2 6.0 V  SSS, SCK, SI, SO to SGND1 −0.3 V to SVDD1 + 0.3 V  SGPO1, SGPO2, SGPI3 to SGND2 −0.3 V to SVDD2 + 0.3 V
SVDD1 to SGND1       6.0 V         SVDD2 to SGND2       6.0 V         SSS, SCK, SI, SO to SGND1       -0.3 V to SVDD1 + 0.3 V         SGP01, SGP02, SGPI3 to SGND2       -0.3 V to SVDD2 + 0.3 V
SVDD2 to SGND2       6.0 V         SSS, SCK, SI, SO to SGND1       -0.3 V to SVDD1 + 0.3 V         SGPO1, SGPO2, SGPI3 to SGND2       -0.3 V to SVDD2 + 0.3 V
SSS, SCK, SI, SO to SGND1
SGPO1, SGPO2, SGPI3 to SGND2 $-0.3 \text{ V}$ to SVDD2 + 0.3 V
, ,
SYNC to SGND2 -0.3 V to +6 V
MVDD to MGND 6.0 V
$\overline{\text{MSS}}$ , MCK, MO, MI to MGND $-0.3 \text{ V}$ to MVDD + 0.3 V
MGPI1, MGPI2, MGPO3 to MGND -0.3 V to MVDD + 0.3 V
PWRGD to MGND $-0.3 \text{ V}$ to MVDD $+ 0.3 \text{ V}$
Common-Mode Transients ±100 kV/μs
Operating Junction Temperature -40°C to +125°C Range <sup>1</sup>
Storage Temperature Range –65°C to +150°C
Lead Temperature JEDEC industry standard
Soldering Conditions JEDEC J-STD-020

 $<sup>^{\</sup>rm 1}$  Power dissipated on chip must be derated to keep the junction temperature below 125°C.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection, junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{JC}$  is measured at the top of the package and is independent of the PCB. The  $\Psi_{JT}$  value is appropriate for calculating junction to case temperature in the application.

Table 7. Thermal Resistance

Package Type <sup>1, 2, 3, 4</sup>	θја	θις	$\Psi_{JT}$	Unit
CP-41-1	50.4	33.1	25	°C/W

 $<sup>^{1}</sup>$  9 mm  $\times$  7 mm LFCSP with omitted pins for isolation purposes.

# **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 8. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Value	Constraint
60 Hz AC Voltage	300 V rms	20-year lifetime at 0.1% failure rate, zero average voltage
DC Voltage	424 V <sub>PEAK</sub>	Limited by the creepage of the package, Pollution Degree 2, Material Group II <sup>2, 3</sup>

<sup>&</sup>lt;sup>1</sup> See the Insulation Lifetime section for more details.

<sup>&</sup>lt;sup>2</sup> Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board with 19 thermal vias. See JEDEC JESD-51.


<sup>&</sup>lt;sup>3</sup> Case temperature was measured at the center of the package.

 $<sup>^{\</sup>rm 4}\,\textsc{Board}$  temperature was measured near Pin 1.

<sup>&</sup>lt;sup>2</sup> Other pollution degree and material group requirements yield a different limit.

<sup>3</sup> Some system level standards allow components to use the printed wiring board (PWB) creepage values. The supported dc voltage may be higher for those standards.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.
2. EPGNDP IS INTERNALLY CONNECTED TO PGNDP,
EPGNDM IS INTERNALLY CONNECTED TO MGND,
AND EPGND2 IS INTERNALLY CONNECTED TO SGND.

Figure 3. Pin Configuration

**Table 9. Pin Function Descriptions** 

Pin No.	Mnemonic	<b>Isolation Domain</b>	Direction	Description
1	MI	Master	Output	SPI Data Output from the Slave MI and SO Line. This pin is paired with SO.
	l			On the slave domain, SO drives this pin.
2	MSS	Master	Input	SPI Slave Select Input from the Master Controller. This pin is paired with SSS.
				On the slave domain, this pin drives $\overline{SSS}$ . This signal uses an active low logic.
3	MGND	Master	Return	Master Domain Signal Ground Connection.
4	SGND2	Slave	Return	Slave Domain Ground Connection. This pin can be left unconnected.
5	SGND1	Slave	Return	Slave Domain SPI Isolator Ground.
6	SSS	Slave	Output	SPI Slave Select Output. This pin is paired with MSS. On the master domain, MSS drives this pin.
7	SO	Slave	Input	SPI Data Input Going to the Master MI and SO Line. This pin is paired with MI. On the master domain, this pin drives MI.
8	SI	Slave	Output	SPI Data Output from the Master MO and SI Line. This pin is paired with MO. On the master domain, MO drives this pin.
9	SCK	Slave	Output	SPI Clock Output from the Master. This pin is paired with MCK. On the master domain, MCK drives this pin.
10	SVDD1	Slave	Power	SPI Isolator Power Supply. Connect a 100 nF decoupling capacitor from SVDD1 to SGND1.
11	FB3	Slave	Not applicable	Inverting Regulator Feedback Pin.
12	VOUT3	Slave	Power	Inverting Regulator Output and Overvoltage Sense.
13	SW3	Slave	Not applicable	Inverting Regulator Switch Node.
14	SYNC	Slave	Input	SYNC Pin. To synchronize the switching frequency, connect the SYNC pin to an external clock at twice the required switching frequency. Do not leave this pin floating. Connect a 100 k $\Omega$ pull-down resistor to SGND2.
15	VOUT2	Slave	Power	Buck Regulator Output Feedback.
16	SGND2	Slave	Return	Slave Power Ground. Ground return for inverting and buck regulator output capacitors.
17	SW2	Slave	Not applicable	Buck Regulator Switch Node.
18	VOUT1	Slave	Power	Flyback Regulator Output and Overvoltage Sense. This pin is the input to the buck and inverting regulators.
19	FB1	Slave		Feedback Node for the Flyback Regulator.
20	SVDD2	Slave	Power	GPIO Isolators Power Supply. Connect a 100 nF decoupling capacitor from SVDD2 to SGND2.

Pin No.	Mnemonic	Isolation Domain	Direction	Description			
21	SGPI3	Slave	Input	General-Purpose Input 3. This pin is paired with MGPO3.			
22	SGPO2	Slave	Output	General-Purpose Output 2. This pin is paired with MGPI2.			
23	SGPO1	Slave	Output	General-Purpose Output 1. This pin is paired with MGPI1.			
24	DNC	Slave	Not applicable	Do Not Connect. Do not connect to this pin.			
25	DNC	Slave	Not applicable	Do Not Connect. Do not connect to this pin.			
26	DNC	Slave	Not applicable	Do Not Connect. Do not connect to this pin.			
27	SGND2	Slave	Return	Slave Domain Ground Connection. This pin can be left unconnected.			
28	PGNDP	Field power	Return	Ground Return for Flyback Regulator Power Supply.			
29	SWP	Field power	Not applicable	Flyback Regulator Switching Node. Primary side transformer connection.			
30	VINP	Field power	Power	Flyback Regulator Supply Voltage. Connect a minimum of 3.3 μF capacitor from VINP to PGNDP.			
31	EN	Field power	Input	Precision Enable. Compare the EN pin to an internal precision reference tenable the flyback regulator output.			
32	SLEW	Field power	Input	Flyback Regulator Slew Rate Control. The SLEW pin sets the slew rate for the SWP driver. For the fastest slew rate (best efficiency), leave the SLEW pin open. For the normal slew rate, connect the SLEW pin to VINP. For the slowest slew rate (best EMI performance), connect the SLEW pin to GND			
33	GNDP	Field power	Return	Field Power Signal Ground Connection.			
34	MGND	Master	Return	Master Domain Power Ground Connection.			
35	PWRGD	Master	Return	Power Good. This pin indicates when the secondary side supplies are within their programmed range.			
36	MGPI1	Master	Input	General-Purpose Input 1. This pin is paired with SGPO1.			
37	MGPI2	Master	Input	General-Purpose Input 2. This pin is paired with SGPO2.			
38	MGPO3	Master	Output	General-Purpose Output 3. This pin is paired with SGP13.			
39	MVDD	Master	Power	Master Domain Power. Connect a 100 nF decoupling capacitor from MVDD to MGND.			
40	MCK	Master	Input	SPI Clock Input from the Master Controller. Paired with SCK. On the slave domain, this pin drives SCK.			
41	МО	Master	Input	SPI Data Input Going to Slave MO and SI Line. Paired with SI. On the slave domain, this pin drives SI.			
	EPGNDP	Field power	Return	PGNDP Exposed Pad. This pad is internally connected to PGNDP.			
	EPGNDM	Master	Return	MGND Exposed Pad. This pad is internally connected to MGND.			
	EPGND2	Slave	Return	SGND Exposed Pad. This pad is internally connected to SGND.			

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Overall Efficiency at Various Input Voltages,  $T_A = +25$ °C,  $V_{OUT1} = +24$  V,  $V_{OUT2} = +5.15$  V,  $I_{OUT2} = +7$  mA,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -0.3$  mA, Using a Würth Elektronik 750316743 Transformer




Figure 5. Overall Efficiency at Various Input Voltages,  $T_A = +25^{\circ}\text{C}$ ,  $V_{\text{OUT1}} = +21 \text{ V}$ ,  $V_{\text{OUT2}} = +5.15 \text{ V}$ ,  $I_{\text{OUT2}} = +7 \text{ mA}$ ,  $V_{\text{OUT3}} = -15 \text{ V}$ ,  $I_{\text{OUT3}} = -0.3 \text{ mA}$ , Using a Würth Elektronik 750316743 Transformer




Figure 6. Overall Efficiency across Temperature,  $V_{INP}$  = +24 V,  $V_{OUT1}$  = +21 V and  $V_{OUT1}$  = +24 V,  $V_{OUT2}$  = +5.15 V,  $I_{OUT2}$  = +7 mA,  $V_{OUT3}$  = -15 V,  $I_{OUT3}$  = -0.3 mA, Using a Würth Elektronik 750316743 Transformer




Figure 7. Power Dissipation at Various Input Voltages,  $T_A = +25^{\circ}\text{C}$ ,  $V_{OUT1} = +24 \text{ V}$ ,  $V_{OUT2} = +5.15 \text{ V}$ ,  $I_{OUT2} = +7 \text{ mA}$ ,  $V_{OUT3} = -15 \text{ V}$ ,  $I_{OUT3} = -0.3 \text{ mA}$ , TUsing a Würth Elektronik 750316743 Transformer




Figure 8. Power Dissipation at Various Input Voltages,  $T_A = +25$ °C,  $V_{OUT1} = +21$  V,  $V_{OUT2} = +5.15$  V,  $I_{OUT2} = +7$  mA,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -0.3$  mA, Using a Würth Elektronik 750316743 Transformer




Figure 9. Power Dissipation across Temperature,  $V_{\text{INP}} = +24 \text{ V}$ ,  $V_{\text{OUTI}} = +21 \text{ V}$  and  $V_{\text{OUTI}} = +24 \text{ V}$ ,  $V_{\text{OUT2}} = +5.15 \text{ V}$ ,  $I_{\text{OUT2}} = +7 \text{ mA}$ ,  $V_{\text{OUT3}} = -15 \text{ V}$ ,  $I_{\text{OUT3}} = -0.3 \text{ mA}$ , Using a Würth Elektronik 750316743 Transformer




Figure 10. Overall Efficiency using Various Transformers,  $T_A = +25$ °C,  $V_{INP} = +24$  V,  $V_{OUT1} = +24$  V,  $V_{OUT2} = +5.15$  V,  $I_{OUT2} = +7$  mA,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -0.3$  mA




Figure 11. Overall Efficiency using Various Transformers,  $T_A = +125$  °C,  $V_{INP} = +24$  V,  $V_{OUT1} = +24$  V,  $V_{OUT2} = +5.15$  V,  $I_{OUT2} = +7$  mA,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -0.3$  mA




Figure 12. Power-Up Sequence at VINP Rising,  $T_A = +25^{\circ}\text{C}$ ,  $V_{\text{INP}} = +24 \text{ V}$ ,  $V_{\text{OUT1}} = +24 \text{ V}$ ,  $I_{\text{OUT1}} = +20 \text{ mA}$ ,  $V_{\text{OUT2}} = +5.15 \text{ V}$ ,  $I_{\text{OUT2}} = +7 \text{ mA}$ ,  $V_{\text{OUT3}} = -15 \text{ V}$ ,  $I_{\text{OUT3}} = -0.3 \text{ mA}$ 




Figure 13. Power Dissipation using Various Transformers,  $T_A = +25$ °C,  $V_{INP} = +24$  V,  $V_{OUT1} = +24$  V,  $V_{OUT2} = +5.15$  V,  $I_{OUT2} = +7$  mA,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -0.3$  mA




Figure 14. Power Dissipation using Various Transformers,  $T_A = +125$  °C,  $V_{INP} = +24$  V,  $V_{OUT1} = +24$  V,  $V_{OUT2} = +5.15$  V,  $I_{OUT2} = +7$  mA,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -0.3$  mA




Figure 15. Power-Up Sequence at EN Rising,  $T_A = +25$ °C,  $V_{INP} = +24$  V,  $V_{OUT1} = +24$  V,  $I_{OUT1} = +20$  mA,  $V_{OUT2} = +5.15$  V,  $I_{OUT2} = +7$  mA,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -0.3$  mA




Figure 16. Shutdown Sequence,  $T_A = +25^{\circ}\text{C}$ ,  $V_{\text{INP}} = +24 \text{ V}$ ,  $V_{\text{OUT1}} = +24 \text{ V}$ ,  $I_{\text{OUT1}} = +20 \text{ mA}$ ,  $V_{\text{OUT2}} = +5.15 \text{ V}$ ,  $I_{\text{OUT2}} = +7 \text{ mA}$ ,  $V_{\text{OUT3}} = -15 \text{ V}$ ,  $I_{\text{OUT3}} = -0.3 \text{ mA}$ 




Figure 17. Flyback Regulator Load Regulation Across Temperature,  $V_{\text{INP}} = 24 \text{ V}$ ,  $V_{\text{OUTI}} = 24 \text{ V}$ , Nominal =  $V_{\text{OUTI}}$  at 20 mA Load




Figure 18. Flyback Regulator Load Regulation at Various Input Voltages,  $T_A = 25^{\circ}\text{C}$ ,  $V_{OUT1} = 24 \text{ V}$ , Nominal =  $V_{OUT1}$  at 20 mA Load




Figure 19. Inrush Current,  $T_A = +25^{\circ}\text{C}$ ,  $V_{INP} = +24 \text{ V}$ ,  $V_{OUT1} = +24 \text{ V}$ ,  $I_{OUT1} = +20 \text{ mA}$ ,  $V_{OUT2} = +5.15 \text{ V}$ ,  $I_{OUT2} = +7 \text{ mA}$ ,  $V_{OUT3} = -15 \text{ V}$ ,  $I_{OUT3} = -0.3 \text{ mA}$ 




Figure 20. Flyback Regulator Load Regulation Across Temperature,  $V_{INP} = 24 \text{ V}$ ,  $V_{OUT1} = 21 \text{ V}$ ,  $Nominal = V_{OUT1}$  at 20 mA Load




Figure 21. Flyback Regulator Load Regulation at Various Input Voltages,  $T_A = 25$ °C,  $V_{OUT1} = 21$  V, Nominal =  $V_{OUT1}$  at 20 mA Load




Figure 22. Flyback Regulator Line Regulation Across Temperature,  $V_{OUT1} = 24 \text{ V}$ ,  $I_{OUT1} = 20 \text{ mA}$ ,  $Nominal = V_{OUT1}$  with  $V_{INP} = 24 \text{ V}$ 




Figure 23. Flyback Regulator Maximum Output Current at Various Output Voltage, T<sub>A</sub> = 25°C, Using a Würth Elektronik 750316743 Transformer, Based on Target of 70% I<sub>LIM (FLYBACK)</sub>




Figure 24. Flyback Regulator Pulse Skipping Operation Showing Inductor Current ( $I_{SWP}$ ), Switch Node Voltage, and Output Ripple,  $T_A = 25$  °C,  $V_{INP} = 48$  V,  $V_{OUT1} = 24$  V,  $I_{OUT1} = 1$  mA




Figure 25. Flyback Regulator Line Regulation Across Temperature,  $V_{OUT1} = 21 \text{ V}$ ,  $I_{OUT1} = 20 \text{ mA}$ ,  $Nominal = V_{OUT1} \text{ with } V_{INP} = 24 \text{ V}$ 




Figure 26. Flyback Regulator Maximum Output Current across Temperature, Vouti = 24 V, Using a Würth Elektronik 750316743 Transformer, Based on Target of 70% ILIM(FLYBACK)




Figure 27. Flyback Regulator Discontinuous Conduction Mode Operation Showing  $I_{SWP}$ , Switch Node Voltage, and Output Ripple,  $T_A = 25$  °C,  $V_{INP} = 24$  V,  $V_{OUT1} = 24$  V,  $I_{OUT1} = 10$  mA




Figure 28. Flyback Regulator Continuous Conduction Mode Operation Showing  $I_{SWP}$ , Switch Node Voltage, and Output Ripple,  $T_A = 25$  °C,  $V_{INP} = 24$  V,  $V_{OUT1} = 24$  V,  $I_{OUT1} = 50$  mA




Figure 29. Flyback Regulator Line Transient Response,  $V_{INP} = 6 \text{ V}$  to 20 V Step,  $V_{OUTI} = 24 \text{ V}$ ,  $I_{OUTI} = 20 \text{ mA}$ ,  $T_A = 25 ^{\circ}\text{C}$ 




Figure 30. Flyback Regulator Line Transient Response,  $V_{INP}=6~V$  to 7 V Step,  $V_{OUT1}=24~V$ ,  $I_{OUT1}=20~mA$ ,  $T_A=25^{\circ}C$ 




Figure 31. Flyback Regulator Short-Circuit Current Limit During Startup,  $V_{INP} = 24 V$ ,  $V_{OUT1} = SGND2$ ,  $T_A = 25 ^{\circ}C$ 




Figure 32. Flyback Regulator Load Transient Response,  $V_{INP} = 24 V$ ,  $V_{OUT1} = 24 V$ ,  $I_{OUT1} = 1 \text{ mA to } 20 \text{ mA Step}$ ,  $T_A = 25 ^{\circ}\text{C}$ 




Figure 33. Flyback Regulator Load Transient Response,  $V_{INP} = 32 V$ ,  $V_{OUT1} = 24 V$ ,  $I_{OUT1} = 1 \text{ mA to } 50 \text{ mA Step, } T_A = 25 ^{\circ}\text{C}$ 




Figure 34. Buck Regulator Load Regulation Across Temperature,  $V_{OUT1} = 24 V$ ,  $V_{OUT2} = 5.15 V$ , Nominal =  $V_{OUT2}$  at 10 mA  $I_{OUT2}$ 




Figure 35. Buck Regulator Pulse Skipping Operation Showing Inductor Current 2 ( $I_{L2}$ ), Switch Node Voltage, and Output Ripple,  $T_A = 25$ °C,  $V_{OUT1} = 24 \text{ V}$ ,  $V_{OUT2} = 5.15 \text{ V}$ ,  $I_{OUT2} = 0.3 \text{ mA}$ 




Figure 36. Buck Regulator Discontinuous Conduction Mode Operation Showing  $I_{L2}$ , Switch Node Voltage, and Output Ripple,  $T_A = 25$  °C,  $V_{OUT1} = 21$  V,  $V_{OUT2} = 5.15$  V,  $I_{OUT2} = 7$  mA




Figure 37. Buck Regulator Line Regulation Across Temperature,  $V_{\text{OUT2}} = 5.15 \text{ V}$ ,  $I_{\text{OUT2}} = 7 \text{ mA}$ ,  $Nominal = V_{\text{OUT2}}$  at 24  $V_{\text{OUT1}}$ 




Figure 38. Buck Regulator Discontinuous Conduction Mode Operation Showing  $I_{L2}$ , Switch Node Voltage, and Output Ripple,  $T_A = 25$ °C,  $V_{OUT1} = 21$  V,  $V_{OUT2} = 5.15$  V,  $I_{OUT2} = 50$  mA




Figure 39. Buck Regulator Short-Circuit Current Limit During Startup,  $V_{OUT1} = 24 \text{ V}, V_{OUT2} = \text{SGND2}, T_A = 25^{\circ}\text{C}$ 




Figure 40. Buck Regulator Load Transient Response,  $V_{OUT1} = 24 \text{ V}$ ,  $V_{OUT2} = 5.15 \text{ V}$ ,  $I_{OUT2} = 0.3 \text{ mA to } 7 \text{ mA Step}$ ,  $T_A = 25^{\circ}\text{C}$ 




Figure 41. Inverting Regulator Load Regulation Across Temperature,  $V_{OUT1} = +24 \text{ V}, V_{OUT3} = -15 \text{ V}, Nominal = V_{OUT3} \text{ at } -7 \text{ mA } I_{OUT3}$ 




Figure 42. Inverting Regulator Pulse Skipping Operation Showing Inductor Current ( $I_{L3}$ ), Switch Node Voltage, and Output Ripple,  $T_A = +25\,^{\circ}\text{C}$ ,  $V_{OUT1} = +24\,\text{V}$ ,  $V_{OUT3} = -6\,\text{V}$ ,  $I_{OUT3} = -0.3\,\text{mA}$ 




Figure 43. Buck Regulator Load Transient Response,  $V_{OUT1}=21~V$ ,  $V_{OUT2}=5.15~V$ ,  $I_{OUT2}=0.3~mA$  to 7~mA Step,  $T_A=25^{\circ}C$ 




Figure 44. Inverting Regulator Line Regulation Across Temperature,  $V_{OUT3} = -15 V$ ,  $I_{OUT3} = -7 mA$ , Nominal =  $V_{OUT3}$  at  $+24 V_{OUT1}$ 




Figure 45. Inverting Regulator Discontinuous Conduction Operation Showing  $I_{L3}$ , Switch Node Voltage, and Output Ripple,  $T_A = +25$  °C,  $V_{OUT1} = +24$  V,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -7$  mA




Figure 46. Inverting Regulator Discontinuous Conduction Operation Showing  $I_{L3}$ , Switch Node Voltage, and Output Ripple,  $T_A = +25$  °C,  $V_{OUT1} = +24$  V,  $V_{OUT3} = -15$  V,  $I_{OUT3} = -20$  mA




Figure 47. Inverting Regulator Load Transient Response,  $V_{OUT1} = +24 V$ ,  $V_{OUT3} = -15 V$ ,  $I_{OUT2} = -0.3 \text{ mA to } -7 \text{ mA Step}$ ,  $T_A = +25 ^{\circ}\text{C}$ 




Figure 48. MVDD Supply Current (IMVDD) per SPI Input vs. Data Rate at Various Supply Voltages, MSS Is Low, Clock Signal Applied on Single SPI Channel, Other Input Channels Tied Low




Figure 49. Inverting Regulator Short-Circuit Current Limit During Startup,  $V_{OUT1} = +24 \text{ V}, V_{OUT3} = \text{SGND2}, T_A = +25 ^{\circ}\text{C}$ 




Figure 50. Inverting Regulator Load Transient Response,  $V_{OUT1} = +6 V$ ,  $V_{OUT3} = -15 V$ ,  $I_{OUT2} = -0.3 \text{ mA to } -7 \text{ mA Step}$ ,  $T_A = +25 ^{\circ}\text{C}$ 




Figure 51. SVDD1 Supply <u>Current</u> (I<sub>SVDD1</sub>) per SPI Input vs. Data Rate at Various Supply Voltages, <u>SSS</u> Is Low, Clock Signal Applied on Single SPI Channel, Other Input Channels Tied Low




Figure 52. IMVDD per SPI Output vs. Data Rate at Various Supply Voltages, MSS Is Low, Clock Signal Applied on Single SPI Channel, Other Input Channels Tied Low




Figure 53.  $I_{MVDD}$  vs. Temperature at Various Supply Voltages,  $\overline{MSS}$  Is Low, Data Rate = 10 Mbps on All SPI Channels




Figure 54. SPI Channels Propagation Delay ( $t_{PLH}$ ) vs. Temperature at Various Supply Voltages




Figure 55. IsVDD1 vs. Data Rate at Various Supply Voltages, SSS Is Low, Clock Signal Applied on Single SPI Channel, Other Input Channels Tied Low




Figure 56.  $I_{SVDD1}$  vs. Temperature at Various Supply Voltages,  $\overline{SSS}$  Is Low, Data Rate = 10 Mbps on All SPI Channels




Figure 57. SPI Channels Propagation Delay (t<sub>PLH</sub>) vs. Temperature at Various Supply Voltages




Figure 58. I<sub>MVDD</sub> vs. Data Rate on <u>All GP</u>IO Channels at Various Supply Voltages, <u>MSS</u> Is High




Figure 59.  $I_{MVDD}$  vs. Temperature at Various Supply Voltages,  $\overline{MSS}$  Is Low, Data Rate = 40 kbps on All GPIO Channels




Figure 60. GPIO Channels Propagation Delay (t<sub>PLH</sub>) vs. Temperature at Various Supply Voltages




Figure 61. SVDD2 Supply Current (Isydd2) vs. Data Rate on All GPIO Channels at Various Supply Voltages, MSS Is High




Figure 62.  $I_{SVDD2}$  vs. Temperature at Various Supply Voltages,  $\overline{SSS}$  Is Low, Data Rate = 40 kbps on All GPIO Channels




Figure 63. GPIO Channels Propagation Delay (t<sub>PHL</sub>) vs. Temperature at Various Supply Voltages

# THEORY OF OPERATION

The ADP1031 is a high performance, isolated micro PMU that combines an isolated flyback regulator, an inverting regulator, and a buck regulator, providing three isolated power rails. Additionally, the ADP1031 includes seven low power digital

isolators in a 41-lead LFCSP package for channel to channel isolated applications where power dissipation and board space are at a premium.




Figure 64. Simplified Block Diagram

#### **FLYBACK REGULATOR**

# **Flyback Regulator Operation**

The flyback regulator in the ADP1031 generates an isolated output supply rail that can be programmed from 6 V to 28 V for the adjustable output version or 21 V and 24 V for the factory programmable fixed output versions. The flyback regulator adopts current mode control, resulting in a fast inner current controlled loop that regulates the peak inductor current and a slower outer loop via an isolated *i*Coupler channel that adjusts the current controlled loop to define a regulated output voltage. When the high voltage switch is on, the diode on the secondary side of the transformer is reverse biased, which causes an increase in the current in the primary inductance of the transformer and is stored as energy. When the switch turns off, the diode becomes forward biased and energy stored in the transformer is transferred to the load.

Traditionally, in an isolated flyback regulator, a discrete optocoupler is used in the feedback path to transmit the signal from the secondary side to the primary side. However, the current transfer ratio (CTR) of the optocouplers degrades over time and over temperature. Therefore, the optocoupler must be replaced every 5 years to 10 years. The ADP1031 eliminates the use of an optocoupler and the associated problems by integrating Analog Devices *i*Coupler technology for feedback, thus reducing system cost, PCB area, and complexity while improving system reliability without the issue of CTR degradation.

A flyback transformer with a single primary and secondary winding is used. This configuration is possible because *i*Coupler technology is used to send an isolated control signal to the primary side controller so that a primary sense winding is not required. In addition, because the secondary and tertiary rails are generated using high efficiency switching regulators, extra secondary windings are not required. This approach offers a number of advantages over an alternative multiwinding solution, such as the following:

- A smaller transformer solution size due to a lower number of turns required on the core and a fewer number of pins.
- Each output can be independently set—the multitap approach requires a custom multitap transformer for different output voltage combinations.
- Outputs are more accurate because the outputs do not rely on the discrete ratios between the transformer windings.
- Output accuracy is unaffected by load changes on each rail.

#### Power Saving Mode (PSM)

During light load operation, the regulators can skip pulses to maintain output voltage regulation. Therefore, no minimum load is required. Skipping pulses increases the device efficiency but results in larger output ripple.

#### Flyback Undervoltage Lockout (UVLO)

The UVLO circuitry monitors the VINP pin voltage level. If the input voltage drops below the  $V_{\text{UVLO\_FLYBACK}(\text{FALL})}$  threshold, the flyback regulator turns off. After the VINP pin voltage rises above the  $V_{\text{UVLO\_FLYBACK}(\text{RISE})}$  threshold, the soft start period initiates, and the flyback regulator enables.

## Flyback Regulator Precision Enable Control

The flyback regulator in the ADP1031 features a precision enable circuit with an accurate reference voltage. If the voltage at the EN pin rises above the  $V_{\text{EN\_RISING}}$  threshold, the flyback regulator soft start period initiates, and the regulator enables. If the EN pin voltage falls below the  $V_{\text{EN\_RISING}} - V_{\text{EN\_HYST}}$  threshold, the flyback regulator turns off.

#### Flyback Regulator Soft Start

The flyback regulator includes a soft start function that limits the inrush current from the supply and ramps up the output voltage in a controlled manner. The flyback regulator soft start period initiates when the voltage at the EN pin rises above the  $V_{\rm EN\ RISING}$  threshold.

# Flyback Slew Rate Control

The flyback regulator employs programmable output driver slew rate control circuitry. This circuitry adjusts the slew rate of the switching node as shown in Figure 65, where lower EMI and reduced ringing can be achieved at slightly lower efficiency operation and vice versa. To program the slew rate, connect the SLEW pin to the VINP pin for normal mode, to the GNDP pin for slow mode, or leave it open for fast mode.

Note that slew rate control causes a trade-off between efficiency and low EMI.




Figure 65. Switching Node at Various Slew Rate Settings

**Table 10. Slew Rate Settings** 

SLEW Pin Connection	Slew Rate	Comment
GNDP	Slow	Lowest EMI
VINP	Normal	Optimized efficiency and EMI
Unconnected	Fast	Highest efficiency

#### Flyback Regulator Overcurrent Protection

The flyback regulator features a current-limit function that senses the forward current in the switching metal-oxide semiconductor field effect transistor (MOSFET) on a cycle by cycle basis. If the current exceeds the I<sub>LIM</sub> (FLYBACK) threshold, the switch turns off.

# Flyback Regulator Overvoltage Protection

The flyback regulator of the ADP1031 implements a number of OVP methods to detect and prevent an overvoltage condition on the flyback regulator output, such as the following:

- If the voltage on the FB1 pin exceeds V<sub>FB1</sub> by 10% for the adjustable output version, or the VOUT1 pin exceeds the factory programmed V<sub>OUT1</sub> by 10% for the fixed output version, an OVP fault will be detected, which prevents the flyback regulator switch from turning on. The flyback regulator primary switch stays off until the OVP condition is no longer present.
- If communication across the isolation barrier from the secondary controller to the primary controller fails, the flyback regulator shuts down and a new soft start power-up cycle initiates.
- If the voltage on the output of the flyback regulator exceeds
  the severe overvoltage threshold (SOVP<sub>FLYBACK</sub>), the primary
  controller does not turn on the primary side switch. The
  flyback regulator primary switch stays off until the voltage on
  the VOUT1 pin falls below the SOVP<sub>FLYBACK</sub> SOVP<sub>FLYBACK\_HYST</sub>
  threshold.

## **BUCK REGULATOR**

#### **Buck Regulator Operation**

The step-down, dc-to-dc (or buck) regulator in the ADP1031 uses a current mode controlled scheme, operating at a fixed frequency set by an internal oscillator. Current mode uses a fast inner current-controlled loop to regulate peak inductor current and a slower outer loop to adjust the current loop to regulate the output voltage. At the start of each oscillator cycle, the highside MOSFET switch turns on, applying the input voltage to one end of the inductor, which normally causes the buck regulator inductor current (IL BUCK) to increase until the current sense signal crosses the peak inductor current threshold that turns off the MOSFET switch. The error amplifier output sets this threshold. During the high-side MOSFET off time, the inductor current declines through the low-side MOSFET switch until either the next oscillator clock pulse starts a new cycle that results in continuous conduction mode (CCM) operation, or the inductor current reaches zero, the low-side MOSFET switch is turned off, and the control system waits for the next oscillator clock pulse to start a new cycle, resulting in discontinuous mode (DCM) operation. Under light load conditions, the regulator can skip pulses to maintain regulation and increase power conversion efficiency.

#### **Buck Regulator UVLO**

The step-down regulator of the ADP1031 features an internal undervoltage lockout circuit that monitors the input voltage to the regulator or VOUT1. If the voltage at VOUT1 drops below the internal threshold level of 4.5 V, the regulator turns off. If the output at VOUT1 rises above the internal threshold, the regulator soft start period initiates, and the regulator enables.

#### **Buck Regulator Soft Start**

The step-down regulator in the ADP1031 includes soft start circuitry that ramps the output voltage in a controlled manner during start-up, thereby limiting the inrush current.

# **Buck Regulator Current-Limit Protection**

The step-down regulator in the ADP1031 includes a current-limit protection circuit to limit the amount of forward current through the high-side MOSFET switch. The inductor peak current is monitored cycle by cycle to detect an overload condition. When the overload condition occurs, the current-limit protection limits the peak inductor current to  $I_{\rm LIM\,(BUCK)}$ , resulting in a drop in the output voltage.

# **Buck Regulator OVP**

The step-down regulator of the ADP1031 features an OVP circuit that monitors the output voltage. If the voltage on the VOUT2 pin exceeds the nominal output voltage by 10%, the step-down, dc-to-dc regulator stops switching until the voltage falls below the threshold again.

## **Buck Regulator Active Pull-Down Resistor**

The buck regulator has an active pull-down resistor that discharges the output capacitor when the output of VOUT1 is between 1.23 V and 4.5 V. The pull-down resistor connects between VOUT2 and SGND2.

#### **INVERTING REGULATOR**

# **Inverting Regulator Operation**

The inverting, dc-to-dc regulator in the ADP1031 uses a current mode controlled scheme, operating at a fixed frequency set by an internal oscillator. Current mode uses a fast inner current controlled loop to regulate the peak inductor current and a slower outer loop to adjust the current loop to regulate the output voltage. At the start of each oscillator cycle, the high-side MOSFET switch turns on, applying the input voltage to one end of the inductor, which normally causes the inverting regulator inductor current (I<sub>INV INDUCTOR</sub>) to increase until the current sense signal crosses the peak inductor current threshold that turns off the MOSFET switch. The error amplifier output sets this threshold. During the high-side MOSFET off time, the inductor current declines through the low-side MOSFET switch until either the next oscillator clock pulse starts a new cycle, which results in CCM operation, or the inductor current reaches zero, the low-side MOSFET switch is turned off, and the control system waits for the next oscillator clock pulse to start a new cycle, resulting in DCM operation. Under light load conditions, the regulator can skip pulses to maintain regulation and increase power conversion efficiency.

#### **Inverting Regulator UVLO**

The inverting, dc-to-dc regulator of the ADP1031 features an internal UVLO circuit that monitors the input voltage to the regulator or VOUT1. If the voltage at VOUT1 drops below the internal threshold level of 4.5 V, the regulator turns off. If the output of VOUT1 rises above the internal threshold, the regulator soft start period initiates, and the regulator enables.

## **Inverting Regulator Soft Start**

The inverting, dc-to-dc regulator in the ADP1031 includes soft start circuitry that ramps the output voltage in a controlled manner during startup, thereby limiting the inrush current.

#### **Inverting Regulator Current-Limit Protection**

The inverting, dc-to-dc regulator in the ADP1031 includes a current-limit protection circuit to limit the amount of forward current through the high-side MOSFET switch. The inductor peak current is monitored cycle by cycle to detect an overload condition. When the overload condition occurs, the current-limit protection limits the peak inductor current to  $I_{\rm LIM\,(INVERTER)}$ , resulting in a drop in the output voltage.

#### **Inverting Regulator OVP**

The inverting, dc-to-dc regulator of the ADP1031 features an OVP circuit that monitors the voltage on the FB3 pin. If the voltage on this pin falls below  $V_{\text{FB3}}$  by 10%, the inverting regulator stops switching until the voltage rises above the threshold again.

#### **Inverting Regulator Active Pull-Down Resistor**

The inverting regulator has an active pull-down resistor that discharges the output capacitor when the output of VOUT1 is between 1.23 V and 4.5 V. The pull-down resistor connects between VOUT3 and SGND2.

#### **POWER GOOD**

The ADP1031 provides a push pull, power-good output to indicate when the three isolated output voltage rails are valid. The PWRGD pin pulls high when the voltages on the three supplies are within the respective power-good threshold limits.

# **POWER-UP SEQUENCE**

The power-up sequence is as follows (see Figure 66):

- 1. The flyback regulator powers up first (see 1 in Figure 66).
- When VOUT1 rises above the lower power-good threshold (V<sub>PG\_FIYBACK\_IL</sub>), the buck regulator turns on (see 2 in Figure 66).
- 3. When the buck regulator output (VOUT2) rises above the lower power-good threshold (V<sub>PG\_BUCK\_LL</sub>), the inverting regulator turns on (see 3 in Figure 66).
- 4. PWRGD is driven high when the inverting regulator output (VOUT3) is below the power-good threshold, VPG\_INVERTER\_LL (see 4 in Figure 66).
- 5. If any of the three analog supplies move outside the power-good threshold ranges, PWRGD drives low after a short deglitch delay (see 5 in Figure 66).




Figure 66. Power-Up Sequencing and PWRGD

## **OSCILLATOR AND SYNCHRONIZATION**

A phase-locked loop (PLL)-based oscillator generates the internal clock for the flyback, buck, and inverter regulators and offers an internally generated frequency or external clock synchronization. Connect the SYNC pin as describe in Table 11 to configure the switching frequency. For external synchronization, connect the SYNC pin to a suitable clock source. The PLL locks to an input clock within the range specified by f<sub>SYNC</sub>.

**Table 11. Sync Pin Functionality** 

	Switching Frequency (fsw)				
SYNC Pin State, fsync	Flyback	Buck	Inverter		
Low or High	250 kHz	125 kHz	125 kHz		
350 kHz to 750 kHz	$f_{SYNC} \div 2$	$f_{\text{SYNC}} \div 4$	$f_{\text{SYNC}} \div 4$		

# THERMAL SHUTDOWN

If the ADP1031 junction temperature rises above  $T_{SHDN}$ , the thermal shutdown circuit turns the flyback regulator off. Extreme junction temperatures can be the result of prolonged high current operation, poor circuit board design, and/or high ambient temperatures. When thermal shutdown occurs, hysteresis is included so that the ADP1031 does not return to operation until the on-chip temperature drops below  $T_{SHDN}-T_{HYS}$ . When resuming from thermal shutdown, the ADP1031 performs a soft start.

# DATA ISOLATION High Speed SPI Channels

The ADP1031 has four high speed channels. The first three, CLK, MI/SO, and MO/SI (the slash indicates the connection of the input and output forming a datapath across the isolator that corresponds to an SPI bus signal) are optimized for low propagation delay. With a maximum propagation delay of 15 ns, the ADP1031 supports read and write clock rates up to 16.6 MHz in the standard 4-wire SPI. However, the total round trip delay of the system determines the maximum clock rate and is less than that value.

The relationship between the SPI signal paths, the ADP1031 pin mnemonics, and the data directions are detailed in Table 12.

Table 12. Correspondence of the Pin Mnemonics to the SPI Signal Path Names

0			
SPI Signal Path	Master Side	<b>Data Direction</b>	Slave Side
CLK	MCK	$\rightarrow$	SCK
MO/SI	MO	$\rightarrow$	SI
MI/SO	MI	←	SO
SS	MSS	$\rightarrow$	SSS

The datapaths are SPI mode agnostic. The CLK and MO/SI SPI datapaths are optimized for propagation delay and channel to channel matching. The MI/SO SPI datapath is optimized for propagation delay. The device does not synchronize to the clock channels. Therefore, there are no constraints on the clock polarity or timing with respect to the data lines.

 $\overline{SS}$  (slave select bar) is an active low signal. To save power in a multichannel system,  $\overline{SS}$  puts the other SPI isolator channels in a low power state when the channels are not in use ( $\overline{SS}$  = high), and these channels are only active when required, which is when  $\overline{SS}$  is low. The clock and data channels are gated to the  $\overline{SS}$  as shown in Figure 67. However, this power saving mode adds 100 ns of latency. This latency is the time required for the internal circuitry to wake up from the low power state and to start transmitting data to the isolation barrier. Conversely, the latency is the delay from the falling edge of  $\overline{MSS}$  to the first clock edge or data edge that appears on the slave side, as shown in Figure 68.





Figure 67. iCoupler Gating



LATENCY =  $\overline{\text{MSS}}$  FALLING EDGE TO SCK, SI, MI STARTS SENDING DATA (EXIT TO HIGH IMPEDANCE MODE).  $t_{\text{PW}}$  = MCK, MO, SO PULSE WIDTH.  $t_{\text{Pl}}$  = MSS TO SSS PROPAGATION DELAY.  $t_{\text{Pl}}$  = MCK TO SCK, MO TO SI, SO TO MI PROPAGATION DELAY.

 $t_{P3}$  = MSS RISING EDGE TO SCK, SI, MI RETURN TO HIGH IMPEDANCE STATE. SAME AS  $t_{P4}$ .

Figure 68. SPI Isolators Timing Diagram




Figure 69. Multichannel SPI Muxing Scheme

The MI, SCK, and SI outputs are also tristated when  $\overline{\rm MSS}$  is high (see Table 13) to allow a more flexible design and to avoid the requirement for external multiplexing of MI in a multichannel system. Figure 69 shows how the SPI busses from multiple ADP1031 devices can be connected together.

Table 13. SPI MSS Gating

Parameter	MSS High	MSS Low
SSS	High	Low
SCK	Tristate	MCK
SI	Tristate	MO
MI	Tristate	SO

Connect a pull-up or pull-down resistor to MI, SCK, and SI to pull these pins to the desired logic state when MSS is high.

#### **GPIO Data Channels**

The general-purpose data channels are provided as space-saving isolated datapaths where timing is not critical. The dc value of all low speed general-purpose inputs, on a given side of the device, are sampled simultaneously, packetized, and shifted across a single isolation coil. The process is then reversed by reading the inputs on the opposite side of the device, packetizing the inputs and sending these inputs back for similar processing. Because of the sampled nature of this process, the general-purpose data channels exhibit a sampling uncertainty that resembles 19.5  $\mu$ s peak jitter.

For proper operation of the GPIO channels, refer to Table 14. Power both MVDD and SVDD2 within the specified input voltage range for these pins.

**Table 14. Truth Table for GPIO Channels** 

MVDD State	SVDD2 State	xGPIx	MGPOx	SGPOx	Test Conditions/Comments
Unpowered	Powered	Don't care	Low	Low	During startup
Powered	Unpowered	Don't care	Low	Low	During startup
Powered	Powered	High	High	High	Normal operation
Powered	Powered	Low	Low	Low	Normal operation
Powered	Powered to Unpowered	Don't care	Hold	Low	Hold means that the current state of the outputs are preserved
Powered to Unpowered	Powered	Don't care	Low	Hold	Hold means that the current state of the outputs are preserved

# APPLICATIONS INFORMATION COMPONENT SELECTION

#### **Feedback Resistors**

The ADP1031 provides an adjustable output voltage for both flyback and inverting regulators. An external resistor divider sets the output voltage where the divider output must equal the appropriate feedback reference voltage,  $V_{FB1}$  or  $V_{FB3}$ . To limit the output voltage accuracy degradation due to the feedback bias current, ensure that the current through the divider is at least 10 times  $I_{FB1}$  or  $I_{FB3}$ . The recommended  $R_{FB1}$  and  $R_{FB3}$  values are in the range of 50 k $\Omega$  to 250 k $\Omega$  to minimize the output voltage error due to the bias current and to lessen the power dissipation across the feedback resistors. The external feedback resistors are not required for the fixed output versions because the feedback resistors are already inside the chip.




Figure 70. Flyback Regulator Output Voltage Setting

Set the positive output for the flyback regulator by

$$V_{OUT1} = V_{FB1} \times (1 + (R_{FT1}/R_{FB1}))$$

where:

 $V_{OUT1}$  is the flyback output voltage.

 $V_{FB1}$  is the flyback feedback voltage.

 $R_{FTI}$  is the feedback resistor from VOUT1 to FB1.

 $R_{FBI}$  is the feedback resistor from FB1 to SGND2.

Conversely, calculate the value of the top resistor for the target  $V_{\text{OUT1}}$  by:

$$R_{FT1} = R_{FB1} \times ((V_{OUT1}/V_{FB1}) - 1)$$




Figure 71. Inverting Regulator Output Voltage Setting

Set the negative output for the inverting regulator by

$$V_{OUT3} = V_{FB3} \times (1 + (R_{FT3}/R_{FB3}))$$

where:

 $V_{OUT3}$  is the inverting regulator output voltage (negative sign disregarded).

 $V_{FB3}$  is the inverting regulator feedback voltage in reference to VOUT3.

 $R_{FT3}$  is the feedback resistor from FB3 to SGND2.

 $R_{FB3}$  is the feedback resistor from VOUT3 to FB3.

As with the flyback regulator, calculate the value of the top resistor for the target  $V_{\text{OUT3}}$  by the following equation:

$$R_{FT3} = R_{FB3} \times ((V_{OUT3}/V_{FB3}) - 1)$$

Table 15. Recommended Feedback Resistor Values

Desired	Flyback/Inverting Regulator					
Output Voltage (V)	$R_{FT1}/R_{FT3}$ (M $\Omega$ )	$R_{FB1}/R_{FB3}$ (k $\Omega$ )	Calculated Output Voltage (V)			
±6	0.715	110	±6.000			
±9	1.24	121	±8.998			
±12	1.54	110	±12.000			
±15	2.15	121	±15.015			
±24	3.48	120	±24.000			
+28	3.4	100	+28.000			

#### **Capacitor Selection**

Higher output capacitor values reduce the output voltage ripple and improve the load transient response. When choosing this value, it is also important to account for the loss of capacitance due to the output voltage dc bias.

Ceramic capacitors are manufactured with a variety of dielectrics, each with a different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with voltage ratings of 25 V to 50 V (depending on output) are recommended for best performance. Y5V and Z5U dielectrics are not recommended for use with any dc-to-dc converter because of their poor temperature and dc bias characteristics.

Calculate the worst case capacitance accounting for capacitor variation over temperature, component tolerance, and voltage using the following equation:

$$C_{EFFECTIVE} = C_{NOMINAL} \times (1 - TEMPCO) \times (1 - DCBIASCO) \times (1 - Tolerance)$$

where:

 $C_{EFFECTIVE}$  is the effective capacitance at the operating voltage.  $C_{NOMINAL}$  is the nominal capacitance shown in this data sheet. TEMPCO is the worst case capacitor temperature coefficient. DCBIASCO is the dc bias derating at the output voltage. Tolerance is the worst case component tolerance.

To guarantee the performance of the device, it is imperative to evaluate the effects of dc bias, temperature, and tolerances on the behavior of the capacitors for each application.

Capacitors with lower effective series resistance (ESR) and effective series inductance (ESL) are preferred to minimize voltage ripple.

#### FLYBACK REGULATOR COMPONENTS SELECTION

#### **Input Capacitor**

An input capacitor must be placed between the VINP pin and ground. Ceramic capacitors greater than or equal to 3.3  $\mu F$  over temperature and voltage are recommended. The input capacitor reduces the input voltage ripple caused by the switching current. Place the input capacitor as close as possible to the VINP and PGNDP pins to reduce input voltage spikes. The voltage rating of the input capacitor must be greater than the maximum input voltage.

#### **Output Capacitor**

Higher output capacitor values reduce the output voltage ripple and improve load transient response. When choosing this value, it is also important to account for the loss of capacitance due to the output voltage dc bias. A 4.7  $\mu$ F capacitor is recommended as a balance between performance and size.

#### Ripple Current vs. Capacitor Value

The output capacitor value must be chosen to minimize the output voltage ripple while considering the increase in size and cost of a larger capacitor. Use the following equation to calculate the output capacitance:

$$C_{OUT} = (L_{PRI} \times I_{SWP}^2)/(2 \times V_{OUT1} \times \Delta V_{OUT1})$$

where

 $C_{OUT}$  is the capacitance of the flyback output capacitor.  $L_{PRI}$  is the primary inductance of the transformer.  $I_{SWP}$  is the peak switch current.

 $V_{OUT1}$  is the flyback regulator output voltage.  $\Delta V_{OUT1}$  is the allowable flyback regulator output ripple.

#### Schottky Diode

A Schottky diode with low junction capacitance is recommended for D1. At higher output voltages and especially at higher switching frequencies, the junction capacitance is a significant contributor to efficiency. Choose an output diode with a forward current rating ( $I_F$ ) that is greater than the maximum load requirement and with a reverse voltage rating ( $V_R$ ) that is greater than the summation of the maximum supply voltage ( $V_{INP\ (MAX)}$ ) and the maximum output voltage ( $V_{OUT1\ (MAX)}$ ).

# **Transformer**

The transformer used with the ADP1031 is an important component within the system, in terms of efficiency and maximum output power capability. Analog Devices worked with a number of leading magnetic component suppliers to develop a number of transformer designs for use with the ADP1031. These designs are listed in Table 16. A number of factors must be taken into account when designing a transformer for use with the ADP1031.

#### **Turn Ratio**

The ADP1031 requires the use of a transformer with a primary to secondary turn ratio of 1:1 to start up properly.

## **Primary Inductance**

The ADP1031 operates with a transformer with an inductance in the 80  $\mu$ H to 560  $\mu$ H range. However, it is recommended to choose an inductance value that results in the flyback output voltage (VOUT1) divided by the transformer primary inductance being less than or equal to 140,000 to maintain control loop stability.

 $V_{OUT1}/L_{PRI} \le 140,000$ 

where:

 $V_{OUT1}$  is the flyback regulator output voltage.  $L_{PRI}$  is the primary side inductance of the transformer.

Using a transformer at the lower end of the inductance range may result in a smaller transformer but also reduces the output power capabilities due to larger ac ripple current through the transformer. Conversely, operating at higher inductance can result in higher output power at the expense of a potentially larger transformer.

#### **Flyback Transformer Saturation Current**

Do not exceed the saturation current of the transformer in operation or this may lead to much higher losses and overall lower system efficiency. Choose a transformer with a saturation current rating that is greater than the expected peak switch current  $(I_{SWP})$  across line and load conditions.

#### **Series Winding Resistance**

In power loss sensitive applications, keep the series resistance of the primary and secondary windings as low as possible to improve overall efficiency.

#### Leakage Inductance and Clamping Circuits

When choosing a transformer to operate with the ADP1031, minimize transformer leakage inductance. Leakage inductance causes a voltage spike to appear on the SWP node when the flyback regulator switch is off due to energy storage in the leakage inductance that is not transferred to the output. The voltage spike is more prominent at higher load currents and increases with higher leakage inductance. It is important to keep the voltage spikes lower than the voltage rating of the flyback switch that drives the SWP pin. Margin must be built in to any design to avoid exceeding this limit if no clamp or snubber circuit is used to protect the flyback switch.

To estimate the leading voltage spike at the SWP pin when the switch turns off, use the following equation:

 $V_{PEAK} = I_{PEAK} \times (L_{LEAK}/(C_P + C_{SWP}))^{1/2} + V_{INP} + V_{OUT1} + V_D$  where:

 $V_{PEAK}$  is the voltage spike amplitude.

 $I_{PEAK}$  is the peak current on the flyback switch.

 $L_{LEAK}$  is the leakage inductance of the transformer.

 $C_P$  is the parasitic capacitance of the transformer.

 $C_{SWP}$  is the capacitance on the flyback switch.

 $V_{INP}$  is the input supply voltage.

 $V_{OUTI}$  is the output voltage of the flyback regulator.

 $V_D$  is the forward voltage drop across the rectifier diode.

A snubber or clamp circuit can protect the flyback switch for cases where the leakage inductance is too high for application conditions. Two common types of clamping circuit are the

resistor, capacitor, diode clamp shown in Figure 72 and the diode Zener diode clamp shown in Figure 73. The resistor, capacitor, diode clamp quickly dampens the voltage spike and provides improved EMI performance, and the diode Zener diode clamp can be used when the clamping level must be consistent and well defined. The diode Zener diode clamp has slightly higher power efficiency over the resistor, capacitor, diode clamp. However, the cost of the diode Zener diode clamp solution is typically higher than the resistor, capacitor, diode solution.




Figure 72. Resistor, Capacitor, Diode Clamp




Figure 73. Diode Zener Diode Clamp

#### **Clamping Resistor**

To calculate the clamping resistor ( $R_{\text{CLAMP}}$ ) value, the clamping voltage ( $V_{\text{CLAMP}}$ ) must be determined. The clamping voltage is the voltage on which any voltage spike that occurs on the flyback switch is clamped. Choose a clamping voltage ( $V_{\text{CLAMP}}$ ) that provides sufficient margin between the SWP maximum voltage rating (SWP<sub>VMAX</sub>) specified in the Absolute Maximum Ratings section and that also is greater than the summation of the maximum input supply ( $V_{\text{INP}(\text{MAX})}$ ) and the maximum flyback output voltage ( $V_{\text{OUT1}(\text{MAX})}$ ) of the application as given by

 $SWP_{VMAX} > V_{INP(MAX)} + V_{CLAMP} > V_{INP(MAX)} + V_{OUT1(MAX)}$ 




Figure 74. Clamping Waveform

Use the following equation to calculate the value of the clamping resistor for a given  $V_{\text{CLAMP}}$  value:

$$R_{CLAMP} = (2 \times V_{CLAMP} \times (V_{CLAMP} - V_{OUT1}))/(L_{LEAK} \times I_{PEAK}^2 \times f_{SW})$$

where:

 $R_{CLAMP}$  is the value of the clamping resistor.

 $V_{CLAMP}$  is the clamping voltage.

 $V_{OUT1}$  is the output voltage of the flyback regulator.

 $L_{LEAK}$  is the leakage inductance of the transformer.

 $I_{PEAK}$  is the peak current on the flyback switch.

*f*<sub>SW</sub> is the switching frequency of the flyback regulator.

To calculate the power dissipation across the snubber resistor, use the following equation:

$$P_{RCLAMP} = (V_{CLAMP})^2/(R_{CLAMP})$$

where  $P_{\text{RCLAMP}}$  is the power dissipation across  $R_{\text{CLAMP}}$ . Choose  $R_{\text{CLAMP}}$  with power rating of about twice this value to have margin.

#### **Clamping Capacitor**

The clamping capacitor ( $C_{\text{CLAMP}}$ ) is used to minimize the voltage ripple level ( $V_{\text{RIPPLE}}$ ) superimposed in  $V_{\text{CLAMP}}$ . Calculate the clamping capacitor by using the following equation for the desired  $V_{\text{RIPPLE}}$  level and the calculated  $R_{\text{CLAMP}}$ :

$$C_{CLAMP} = V_{CLAMP}/(V_{RIPPLE} \times f_{SW} \times R_{CLAMP})$$

where:

 $C_{CLAMP}$  is the value of the clamping capacitor.

 $V_{CLAMP}$  is the clamping voltage.

 $V_{RIPPLE}$  is the voltage ripple superimposed in  $V_{CLAMP}$ . A  $V_{RIPPLE}$  of about 5% to 10% of  $V_{CLAMP}$  is reasonable.

*f*<sub>SW</sub> is the switching frequency of the flyback regulator.

 $R_{CLAMP}$  is the value of the clamping resistor.

#### **Clamping Diode**

Schottky diodes are typically the best choice. However, fast recovery diodes can also be used. The diode reverse voltage rating must be higher than the maximum SWP pin voltage rating.

#### **Diode Zener Diode Clamp**

A Zener diode can replace the resistor, capacitor (RC) network on the resistor, capacitor, diode clamp when the clamping level must be consistent and well defined. Choose the Zener diode breakdown voltage to balance power loss and switch voltage protection. Calculate the Zener voltage by using the following equation:

$$V_{ZENER\,(MAX)} \le SWP_{VMAX} - V_{INP\,(MAX)}$$

#### where:

 $V_{ZENER\,(MAX)}$  is the maximum Zener diode breakdown voltage or the Zener voltage, which can be the same as the clamping voltage,  $V_{CLAMP}$ .

 $SWP_{VMAX}$  is the absolute maximum rating of the SWP pin.  $V_{INP\,(MAX)}$  is the maximum input supply voltage.

The power loss in the clamp determines the power requirement for the Zener diode. Use the following equation to calculate the Zener diode power dissipation:

$$P_{ZENER} = (V_{ZENER} \times L_{LEAK} \times I_{PEAK}^2 \times f_{SW})/(2 \times (V_{ZENER} - V_{OUT1}))$$

#### where:

 $P_{ZENER}$  is the Zener diode power dissipation. Choose a Zener diode with power rating higher than the calculated value.  $V_{ZENER}$  is the Zener diode breakdown voltage or the Zener voltage.  $L_{LEAK}$  is the leakage inductance of the transformer.  $I_{PEAK}$  is the peak current on the flyback switch.  $f_{SW}$  is the switching frequency of the flyback regulator.  $V_{OUTI}$  is the output voltage of the flyback regulator.

#### Ripple Current (I<sub>AC</sub>) vs. Inductance

Calculate the ripple current by first determining the duty cycle in continuous conduction mode.

$$D_{CCM} = (V_{OUT1} + V_D)/(V_{OUT1} + V_D + V_{INP})$$

#### where:

 $D_{CCM}$  is the duty cycle of the flyback switch.  $V_{OUT}$  is the output voltage of the flyback regulator.  $V_D$  is the forward voltage drop across the rectifier diode.  $V_{INP}$  is the input supply voltage.

Then, from the duty cycle, calculate the I<sub>AC</sub> in the flyback switch and transformer primary.

$$I_{AC} = (V_{INP} \times D_{CCM})/(f_{SW} \times L_{PRI})$$

#### where:

 $I_{AC}$  is the ripple current through the primary side of the transformer and flyback switch.

 $V_{INP}$  is the input supply voltage.

 $D_{CCM}$  is the duty cycle of the flyback switch.

 $f_{SW}$  is the switching frequency of the flyback regulator.

 $L_{PRI}$  is the primary side inductance of the transformer.

#### **Maximum Output Current Calculation**

The maximum output power and current that can be achieved from the flyback output depends on a number of variables within the regulator. These variables include the transformer choice, the operating frequency, and the rectifier diode choice. The flyback regulator output is the supply to the buck regulator that drives  $V_{\text{OUT2}}$  and the inverting regulator that drives  $V_{\text{OUT3}}$ . Determine the maximum output power capability by

$$P_{VOUTI (MAX)} = 0.5 \times (I_{PEAK}^2 - (I_{PEAK} - I_{AC}/2)^2) \times L_{PRI} \times f_{SW} \times \eta$$

#### where:

 $P_{VOUT1~(MAX)}$  is the maximum output power from  $V_{OUT1}$ .  $I_{PEAK}$  is the peak current on the flyback switch.  $I_{AC}$  is the ripple current through the primary side of the transformer and flyback switch.

 $L_{PRI}$  is the primary side inductance of the transformer.  $f_{SW}$  is the switching frequency of the flyback regulator.  $\eta$  is the expected efficiency of the flyback regulator.

The lower limit of the flyback current-limit threshold, I<sub>LIM (FLYBACK)</sub>, limits the maximum I<sub>PEAK</sub>. However, it is not recommended to operate at this level to avoid unwanted current-limit events due to variation in transformer inductance, efficiency, flyback switching frequency, and rectifier diode forward voltage drop. If the load on the flyback causes the current limit to trip, the output voltage may not regulate as expected. It is recommended to choose a peak operating current with built in margin for the variations mentioned or to calculate the maximum output power or output load using the worst case transformer inductance, efficiency, diode forward voltage drop, and flyback switching frequency.

Calculate the maximum load current on V<sub>OUT1</sub> by

 $I_{VOUT1\ (MAX)} = P_{VOUT1\ (MAX)}/V_{OUT1}$ 

#### where:

 $I_{VOUT1\ (MAX)}$  is the maximum output current from  $V_{OUT1}$ .  $P_{VOUT1\ (MAX)}$  is the maximum output power from  $V_{OUT1}$ .  $V_{OUT1}$  is the output voltage of the flyback regulator.

# BUCK REGULATOR COMPONENTS SELECTION Inductor

The value of the inductor for the ADP1031 buck regulator affects the efficiency and the output voltage ripple. Larger value inductors typically improve efficiency. However, for a given package size, as load increases, the dc resistance (DCR) and core losses eventually have an increasing negative impact on efficiency. Using a smaller value inductor reduces output voltage ripple but can decrease the overall efficiency due to increased switching losses.

## **Output Capacitor**

The output capacitor selection affects the output ripple voltage, load step transient, and the loop stability of the regulator. A 4.7  $\mu F$  capacitor is recommended as a balance between performance and size, but a larger capacitor can be used to reduce output ripple.

# INVERTING REGULATOR COMPONENT SELECTION Inductor

The value of the inductor for the ADP1031 inverting regulator affects the efficiency and output voltage ripple. Larger value inductors typically improve efficiency. However, for a given

package size, as load increases, the DCR and core losses eventually have an increasing negative impact on efficiency. Using a smaller value inductor reduces output voltage ripple but can decrease the overall efficiency due to increased switching losses.

#### **Output Capacitor**

The output capacitor selection affects the output ripple voltage, load step transient, and the loop stability of the regulator. A minimum of 4.7  $\mu F$  capacitor is recommended to maintain stability across VOUT1 and output load.

#### **Inverting Regulator Stability**

The ADP1031 inverting regulator uses internal compensation and operates with an inductance of 100  $\mu H$  and a typical capacitance of 4.7  $\mu F$ . Using different component values may result in instability of VOUT3, particularly if lower capacitance and smaller inductor values are used. Consult the factory for guidance. Operating the inverter with the recommended inductor and output capacitor, the output is stable from no load to a 15 mA load for any output from -24~V to -5~V. When increasing the load beyond 15 mA, it is recommended to use a larger output capacitor to stabilize the feedback loop, particularly for lower output voltages.

**Table 16. Transformer Selection** 

			Prim	Primary				
Part Number	Manufacturer	Turns Ratio <sup>1</sup>	Inductance (μΗ)	Resistance (Ω)	Saturation Current <sup>2</sup> (mA)	Isolation Voltage <sup>3</sup> (V rms)	Isolation Type	Size, Length × Width × Height, (mm)
750316743	Würth Elektronik	1:1	280	1.1	250	2000	Basic	8.26 × 8.6 × 9.65
750316566	Würth Elektronik	1:1	150	1.65	220	2000	Basic	$7.0 \times 6.91 \times 7.8$
WA8478-BE	Coilcraft	1:1	275	1.2	150	2250	Basic	$7.25 \times 7.85 \times 7.0$
YA9293-AL	Coilcraft	1:1	300	1.15	250	2250	Reinforced	$10 \times 12.07 \times 5.97$
BS64042CS	Bourns	1:1	270	1.4	400	2200	Basic	$10.5 \times 9.8 \times 11.0$
LPD5030-154MRB	Coilcraft	1:1	150	2.43	430	Not applicable	Functional	4.8 × 4.8 × 2.9

<sup>&</sup>lt;sup>1</sup> Turns ratio between the primary and secondary coils.

Table 17. Buck Regulator and Inverting Regulator Recommended Inductors

Part Number	Manufacturer	Inductance (μH)	DC Resistance (Ω)	Saturation Current <sup>1</sup> (mA)	Size, Length × Width × Height, (mm)
744043101	Würth Elektronik	100	0.55	290	$4.8\times4.8\times2.8$
XFL3012-104MEB	Coilcraft	100	2.63	280	$3.2 \times 3.2 \times 1.3$
LQH3NPN101MMEL	Murata	100	1.59	260	$3 \times 3 \times 1.4$
SRN3015-101M	Bourns	100	2.92	270	3 × 3 × 1.5
SRU2016-101Y	Bourns	100	4.9	150	$2.8 \times 2.8 \times 1.65$
XFL2006-104MEB	Coilcraft	100	11.1	115	2 × 2 × 0.6

<sup>&</sup>lt;sup>1</sup> 30% drop in inductance.

<sup>&</sup>lt;sup>2</sup> 20% drop from initial.

<sup>&</sup>lt;sup>3</sup> 1 minute duration.

#### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces.

The two types of insulation degradation of primary interest are breakdown along surfaces exposed to the air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

#### Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking. Therefore, lower material group ratings provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is determined in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADP1031 isolators are shown in Table 4.

#### **Insulation Wear Out**

The lifetime of insulation is determined by thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. The working voltage applicable to tracking is specified in most standards.

Testing and modeling have shown that the primary driver of long-term degradation is displacement current in the polyimide insulation. This displacement current causes incremental damage to the insulation. The stress on the insulation can be broken down into broad categories: dc stress and ac component time varying voltage stress. DC stress causes very little insulation wear out because there is no displacement current. AC component time varying voltage stress causes insulation wear out.

The ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials, the ac rms voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2} \tag{1}$$

or

$$V_{ACRMS} = \sqrt{{V_{RMS}}^2 - {V_{DC}}^2} \tag{2}$$

where:

 $V_{RMS}$  is the total rms working voltage.

 $V_{ACRMS}$  is the time varying portion of the working voltage.  $V_{DC}$  is the dc offset of the working voltage.

## Calculation and Use of Parameters Example

The following example frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms and a 400 V dc bus voltage is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage, clearance, and lifetime of a device, see Figure 75 and the following equations.




Figure 75. Critical Voltage Example

The working voltage across the barrier from Equation 1 is

$$V_{RMS} = \sqrt{V_{AC\,RMS}^2 + V_{DC}^2}$$

$$V_{RMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466 \text{ V}$$

This  $V_{RMS}$  value is the working voltage and is used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. To obtain the ac rms voltage, use Equation 2.

$$V_{AC\,RMS} = \sqrt{{V_{RMS}}^2 - {V_{DC}}^2}$$

$$V_{ACRMS} = \sqrt{466^2 - 400^2}$$

$$V_{ACRMS} = 240 \text{ V rms}$$

In this case, the ac rms voltage is simply the line voltage of  $240~\rm V$  rms. This calculation is more relevant when the waveform is not sinusoidal. The value is compared to the limits for working voltage in Table 8 for the expected lifetime, which is less than a

60 Hz sine wave, and it is well within the limit for a 20-year service life.

The dc working voltage limit is set by the creepage of the package as specified in IEC 60664-1. This value can differ for specific system level standards.

## THERMAL ANALYSIS

For the purpose of thermal analysis, the ADP1031 die are treated as a thermal unit, with the highest junction temperature reflected in the  $\theta_{JA}$  values from Table 7. The value of  $\theta_{JA}$  is based on measurements taken with the devices mounted on a JEDEC standard, 4-layer board with fine width traces and still air.

Under normal operating conditions, the ADP1031 operates at a full load across the full temperature range without derating the output current. However, following the recommendations in the PCB Layout Considerations section decreases thermal resistance to the PCB, allowing increased thermal margins in high ambient temperatures. Each switching regulator in the ADP1031 has a thermal shutdown circuit that turns off the dcto-dc converter and the outputs when a die temperature of approximately 150°C is reached. When the die cools below approximately 135°C, the ADP1031 dc-to-dc converter outputs turn on again.

# **TYPICAL APPLICATION CIRCUIT**




Figure 76. Typical Application Circuit for the ADP1031 Using the AD5758

# PCB LAYOUT CONSIDERATIONS

To achieve optimum efficiency, proper regulation, strong stability, and low noise, a well designed PCB layout is required. Follow these guidelines when designing PCBs:

- Keep the input bypass capacitor, C<sub>IN</sub>, close to the VINP pin and the PGNDP pin.
- Keep the high current switching paths as short as possible.
   These paths include the connections between the following:
  - C<sub>IN</sub>, VINP, the primary winding of the transformer, and PGNDP
  - VOUT1, C<sub>FLYBK</sub>, Diode 1 (D1), the secondary winding of the transformer, and SGND2
  - VOUT2, SW2, Inductance 1 (L1), CBUCK, and SGND2
  - VOUT3, SW3, Inductance 2 (L2), C<sub>INV</sub>, and SGND2
- Keep high current traces as short and wide as possible to minimize parasitic series inductance, which causes spiking and EMI.
- Avoid routing high impedance traces near any node connected to the SWP, SW2, and SW3 pins or near the L1 and L2 inductors or the T1 transformer to prevent radiated switching noise injection.
- Place the feedback resistors as close to the FB1 and FB3 pins as possible to prevent high frequency switching noise injection.
- To minimize EMI, place the MVDD decoupling capacitor (C1) as close to the MVDD pin (Pin 39) and the MGND pin (Pin 3).

• To minimize EMI, place the SVDD1 decoupling capacitor (C3) as close to the SVDD1 pin (Pin 10) and the SGND1 pin (Pin 5), and place the SVDD2 decoupling capacitor (C7) as close to the SVDD2 pin (Pin 20) and the SGND2 pin (Pin 16).

Figure 77 shows a suggested top layer layout for the ADP1031.




Figure 77. Suggested Top Layer Layout

# **OUTLINE DIMENSIONS**




Figure 78. 41-Lead Lead Frame Chip Scale Package [LFCSP] 9 mm × 7 mm Body and 0.95 mm Package Height (CP-41-1) Dimensions shown in millimeters

## **ORDERING GUIDE**

				Temperature		Package
Model <sup>1</sup>	VOUT1 <sup>2</sup>	VOUT2	VOUT3	Range	Package Description	Option
ADP1031ACPZ-1-R7	Adjustable	5.15 V	Adjustable	-40°C to +125°C	41-Lead LFCSP	CP-41-1
ADP1031ACPZ-2-R7	Adjustable	5 V	Adjustable	-40°C to +125°C	41-Lead LFCSP	CP-41-1
ADP1031ACPZ-3-R7	Adjustable	3.3 V	Adjustable	-40°C to +125°C	41-Lead LFCSP	CP-41-1
ADP1031ACPZ-4-R7	24 V	5.15 V	Adjustable	-40°C to +125°C	41-Lead LFCSP	CP-41-1
ADP1031ACPZ-5-R7	21 V	5.15 V	Adjustable	-40°C to +125°C	41-Lead LFCSP	CP-41-1
ADP1031CP-1-EVALZ	Adjustable	5.15 V	Adjustable		Evaluation Board for the ADP1031ACPZ-1	
ADP1031CP-2-EVALZ	Adjustable	5 V	Adjustable		Evaluation Board for the ADP1031ACPZ-2	
ADP1031CP-3-EVALZ	Adjustable	3.3 V	Adjustable		Evaluation Board for the ADP1031ACPZ-3	
ADP1031CP-4-EVALZ	24 V	5.15 V	Adjustable		Evaluation Board for the ADP1031ACPZ-4	
ADP1031CP-5-EVALZ	21 V	5.15 V	Adjustable		Evaluation Board for the ADP1031ACPZ-5	

<sup>&</sup>lt;sup>1</sup> Z = RoHS Compliant Part.

 $<sup>^2</sup>$  For other VOUT1 voltage options, contact Analog Devices local sales representatives for additional information.