$\label{eq:continuous} \textbf{ADM709-SPECIFICATIONS} \ \, (\textbf{V}_{\text{CC}} = \textbf{Full Operating Range}, \textbf{T}_{\text{A}} = \textbf{T}_{\text{MIN}} \, \text{to T}_{\text{MAX}} \, \text{unless otherwise noted})$

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
V _{CC} Operating Voltage Range	1.0		5.5	V	$T_A = 0$ °C to +70°C
	1.2		5.5	V	$T_A = -40$ °C to +85°C
Supply Current		35	85	μA	V_{CC} < 3.6 V, T_A = 0°C to +70°C
		35	110	μA	V_{CC} < 3.6 V, $T_A = -40^{\circ}$ C to +85°C
		65	150	μA	V_{CC} < 5.5 V, T_A = 0°C to +70°C
		65	200	μA	V_{CC} < 5.5 V, T_A = -40°C to +85°C
Reset Threshold	4.5	4.65	4.75	V	ADM709L
	4.25	4.40	4.50	V	ADM709M
	3.00	3.08	3.15	V	ADM709T
	2.85	2.93	3.00	V	ADM709S
	2.55	2.63	2.70	V	ADM709R
V _{CC} to RESET Delay		20		μs	V _{CC} = Reset Threshold max-min
RESET Active Time-Out Period	140	280	380	ms	V_{CC} = Reset Threshold max, V_{CC} Rising
RESET Output Voltage			0.3	V	ADM709R/S/T, I_{SINK} = 1.2 mA. V_{CC} = Reset
					Threshold min
			0.4	V	ADM709L/M, $I_{SINK} = 3.2$ mA. $V_{CC} = Reset$
					Threshold min
			0.3	V	$I_{SINK} = 50 \mu A. V_{CC} \ge 1.0 \text{ V}$
			0.4	V	$I_{SINK} = 100 \ \mu A. \ V_{CC} \ge 1.2 \ V$
	$0.8 \times V_{CC}$			V	ADM709R/S/T, $I_{SOURCE} = 500 \mu A$, $V_{CC} \ge Reset$
					Threshold max
	V_{CC} –1.5 V			V	ADM709L/M, $I_{SOURCE} = 800 \mu A$, $V_{CC} \ge Reset$
					Threshold max

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*


$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V_{CC} –0.3 V to +6 V
RESET Output
V _{CC} Input Current
RESET Output Current
Power Dissipation, N-8 DIP
θ_{JA} Thermal Impedance
Power Dissipation, SO-8 SOIC
θ_{JA} Thermal Impedance
Operating Temperature Range
Industrial (A Version)40°C to +85°C
Lead Temperature (Soldering, 10 secs) +300°C
Vapor Phase (60 secs) +215°C
Infrared (15 secs) +220°C
Storage Temperature Range65°C to +150°C
ESD Rating>5 kV
-

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

PIN FUNCTION DESCRIPTION

Mnemonic	Pin No.	Function
NC	1, 4, 5, 6, 8	No Connect Pins.
$\overline{V_{CC}}$	2	+5 V, +3.3 V, +3 V Power Supply Input.
RESET	7	Logic Output. It remains low while $V_{\rm CC}$ is below the reset threshold voltage and for 280 ms (typ) after $V_{\rm CC}$ rises above the threshold.
GND	3	Ground, 0 V.

PIN CONFIGURATION



-2- REV. 0




Figure 1. Functional Block Diagram




Figure 2. Typical Operating Circuit

CIRCUIT INFORMATION

RESET Output

RESET is an active low output which provides a reset signal to the microprocessor whenever the $V_{\rm CC}$ supply voltage is below the reset threshold. An internal timer holds $\overline{\rm RESET}$ low for 140 ms after the voltage on $V_{\rm CC}$ rises above the threshold. This is intended as a power-on reset signal for the processor. It allows time for the power supply and microprocessor to stabilize after power up. Similarly a power supply brownout will initiate a processor reset. On power-down, the $\overline{\rm RESET}$ output remains low with $V_{\rm CC}$ as low as 1 V. This ensures that the microprocessor is held in a stable shutdown condition as the power supply drops.




Figure 3. Power Off/On RESET Timing




Figure 4. \overline{RESET} Output vs. V_{CC}

RESET at Voltages < 1 V

The ADM709 \overline{RESET} output is guaranteed to operate with supply voltages as low as 1 V. If it is desired that the \overline{RESET} output remains low below 1 V, then a pull-down resistor should be connected between the \overline{RESET} output and GND. A resistor of 100 k Ω is suitable. This is illustrated in Figure 5.




Figure 5. \overline{RESET} Valid @ $V_{cc} < 1 V$

Glitch Immunity

The ADM709 is immune to short transients which may occur on the $V_{\rm CC}$ line. This is important so that spurious resets are not generated as a result of minor glitches on the power supply.

Additional glitch immunity may be obtained by connecting a capacitor (0.1 μF or greater) as close as possible to the V_{CC} pin on the device.

Microprocessors with Bidirectional I-O

Some microprocessors or microcontrollers such as the MC68HC11 have bidirectional reset lines. In order to avoid signal contention, a resistor of 4.7 k Ω should be connected between the ADM709 \overline{RESET} output and the microcontroller \overline{RESET} line. This arrangement is shown in Figure 6.





Figure 6. Interfacing to Microprocessors with Bidirectional RESET

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead Plastic DIP (N-8)



8-Lead SOIC (SO-8)

