

## TABLE OF CONTENTS

Functional Block Diagram .....	1	ESD Caution.....	8
General Description .....	1	Pin Configurations and Function Descriptions .....	9
Revision History .....	2	Truth Table .....	9
Specifications.....	3	Typical Performance Characteristics .....	10
$\pm 15$ V Dual Supply .....	3	Test Circuits.....	14
$\pm 20$ V Dual Supply .....	4	Terminology .....	17
+12 V Single Supply .....	5	Trench Isolation.....	18
+36 V Single Supply .....	6	Applications Information .....	19
Continuous Current per Channel, S or D .....	7	Outline Dimensions.....	20
Absolute Maximum Ratings.....	8	Ordering Guide .....	20

## REVISION HISTORY

### 11/2017—Rev. A to Rev. B

Changes to Table 1.....	3
Changes to Table 2.....	4
Changes to Table 3.....	5
Changes to Table 4.....	6
Changes to Figure 3 .....	9
Updated Outline Dimensions .....	20
Change to Ordering Guide.....	20

### 7/2011—Rev. 0 to Rev. A

Changes to Product Highlights.....	1
Change to $I_{SS}$ Parameter, Table 2.....	4
Updated Outline Dimensions .....	20

### 7/2010—Revision 0: Initial Version

**SPECIFICATIONS** **$\pm 15\text{ V DUAL SUPPLY}$** 

$V_{DD} = 15\text{ V} \pm 10\%$ ,  $V_{SS} = -15\text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.

**Table 1.**

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance, $R_{ON}$	9.8 11	14	16	$\Omega$ typ $\Omega$ max	$V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$ ; see Figure 23
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.35			$\Omega$ typ	$V_{DD} = +13.5\text{ V}$ , $V_{SS} = -13.5\text{ V}$
On-Resistance Flatness, $R_{FLAT(ON)}$	0.7 1.2 1.6	0.9	1.1 2	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.05$			nA typ	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$
Drain Off Leakage, $I_D$ (Off)	$\pm 0.25$ $\pm 0.1$	$\pm 0.75$	$\pm 6$	nA max nA typ	$V_S = V_D = \pm 10\text{ V}$ , $V_D = \mp 10\text{ V}$ ; see Figure 24
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.4$ $\pm 0.1$ $\pm 0.4$	$\pm 2$	$\pm 16$	nA max nA typ nA max	$V_S = V_D = \pm 10\text{ V}$ , $V_D = \mp 10\text{ V}$ ; see Figure 24
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	187 242	285	330	ns typ ns max	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
$t_{ON}$ (EN)	160 204	247	278	ns typ ns max	$V_S = 10\text{ V}$ ; see Figure 30
$t_{OFF}$ (EN)	125 145	168	183	ns typ ns max	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
Break-Before-Make Time Delay, $t_D$	45		12	ns typ ns min	$V_S = 10\text{ V}$ ; see Figure 32
Charge Injection, $Q_{INJ}$	220			pC typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
Off Isolation	-78			dB typ	$V_{S1} = V_{S2} = 10\text{ V}$ ; see Figure 31
Channel-to-Channel Crosstalk	-58			dB typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; see Figure 33
Total Harmonic Distortion + Noise	0.009			% typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 100\text{ kHz}$ ; see Figure 26
-3 dB Bandwidth	53			MHz typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 28
Insertion Loss	-0.7			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 27
$C_S$ (Off)	19			pF typ	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
$C_D$ (Off)	92			pF typ	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
$C_D$ , $C_S$ (On)	132			pF typ	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
POWER REQUIREMENTS					
$I_{DD}$	45			$\mu\text{A}$ typ	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$
$I_{SS}$	55 0.001		70 1 $\pm 9/\pm 22$	$\mu\text{A}$ max $\mu\text{A}$ typ $\mu\text{A}$ max	Digital inputs = 0 V or $V_{DD}$
$V_{DD}/V_{SS}$				V min/max	Digital inputs = 0 V or $V_{DD}$
					GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

**±20 V DUAL SUPPLY**

$V_{DD} = 20 \text{ V} \pm 10\%$ ,  $V_{SS} = -20 \text{ V} \pm 10\%$ ,  $GND = 0 \text{ V}$ , unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range					
On Resistance, $R_{ON}$	9 10 0.35	13	15	V $\Omega$ typ $\Omega$ max $\Omega$ typ	$V_S = \pm 15 \text{ V}$ , $I_S = -10 \text{ mA}$ ; see Figure 23
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.7 1.5 1.8	0.9	1.1	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_{DD} = +18 \text{ V}$ , $V_{SS} = -18 \text{ V}$
On-Resistance Flatness, $R_{FLAT(ON)}$		2.2	2.5	$\Omega$ typ $\Omega$ max	$V_S = \pm 15 \text{ V}$ , $I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	±0.05			nA typ	$V_{DD} = +22 \text{ V}$ , $V_{SS} = -22 \text{ V}$
Drain Off Leakage, $I_D$ (Off)	±0.25 ±0.1	±0.75	±6	nA max nA typ	$V_S = \pm 15 \text{ V}$ , $V_D = \mp 15 \text{ V}$ ; see Figure 24
Channel On Leakage, $I_D$ , $I_S$ (On)	±0.4 ±0.1 ±0.4	±2	±16	nA max nA typ nA max	$V_S = \pm 15 \text{ V}$ , $V_D = \mp 15 \text{ V}$ ; see Figure 24
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002		±0.1	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	175 224	262	301	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
$t_{ON}$ (EN)	148 185	222	250	ns typ ns max	$V_S = +10 \text{ V}$ ; see Figure 30
$t_{OFF}$ (EN)	120 142	159	173	ns typ ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
Break-Before-Make Time Delay, $t_D$	40		10	pC typ dB typ	$V_S = 10 \text{ V}$ ; see Figure 32
Charge Injection, $Q_{IN}$	290			dB typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
Off Isolation	-78			dB typ	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 31
Channel-to-Channel Crosstalk	-58			% typ	$V_S = 0 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 33
Total Harmonic Distortion + Noise	0.008			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 100 \text{ kHz}$ ; see Figure 26
-3 dB Bandwidth	54			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 28
Insertion Loss	-0.6			pF typ	$R_L = 1 \text{ k}\Omega$ , 20 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 29
$C_S$ (Off)	18			pF typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 27
$C_D$ (Off)	88			pF typ	$V_S = 0 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ , $C_S$ (On)	129			pF typ	$V_S = 0 \text{ V}$ , $f = 1 \text{ MHz}$
POWER REQUIREMENTS					
$I_{DD}$	50			$\mu\text{A}$ typ	$V_{DD} = +22 \text{ V}$ , $V_{SS} = -22 \text{ V}$
$I_{SS}$	70 0.001		110	$\mu\text{A}$ max $\mu\text{A}$ typ $\mu\text{A}$ typ $\mu\text{A}$ max	Digital inputs = 0 V or $V_{DD}$
$V_{DD}/V_{SS}$			1 $\pm 9/\pm 22$	V min/max	Digital inputs = 0 V or $V_{DD}$
					GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

**+12 V SINGLE SUPPLY**

$V_{DD} = 12 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted.

**Table 3.**

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			0 V to $V_{DD}$	V	
On Resistance, $R_{ON}$	19 22	27	31	$\Omega$ typ $\Omega$ max $\Omega$ typ	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$ ; see Figure 23 $V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$ $V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.4			$\Omega$ typ	
On-Resistance Flatness, $R_{FLAT(ON)}$	0.8 4.4 5.5	1 6.5	1.2 7.5	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = 0 \text{ V to } 10 \text{ V}, I_S = -10 \text{ mA}$
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.02$ $\pm 0.25$	$\pm 0.75$	$\pm 6$	nA typ nA max	$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$ $V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}$ ; see Figure 24
Drain Off Leakage, $I_D$ (Off)	$\pm 0.05$ $\pm 0.4$	$\pm 2$	$\pm 16$	nA typ nA max	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}$ ; see Figure 24
Channel On Leakage, $I_D, I_S$ (On)	$\pm 0.05$ $\pm 0.4$	$\pm 2$	$\pm 16$	nA typ nA max	$V_S = V_D = 1 \text{ V}/10 \text{ V}$ ; see Figure 25
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	5			pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
Transition Time, $t_{TRANSITION}$	266 358	446	515	ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$ $V_S = +8 \text{ V}$ ; see Figure 30
$t_{ON}$ (EN)	260 339	423	485	ns max ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$ ; see Figure 32
$t_{OFF}$ (EN)	135 162	189	210	ns max ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$ $V_S = 8 \text{ V}$ ; see Figure 32
Break-Before-Make Time Delay, $t_D$	125		45	ns min ns typ	$R_L = 300 \Omega, C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 31
Charge Injection, $Q_{INJ}$	92			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$ ; see Figure 33
Off Isolation	-78			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$ ; see Figure 26
Channel-to-Channel Crosstalk	-58			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$ ; see Figure 28
Total Harmonic Distortion + Noise	0.075			% typ	$R_L = 1 \text{ k}\Omega, 6 \text{ V p-p}, f = 20 \text{ Hz to } 20 \text{ kHz}$ ; see Figure 29
-3 dB Bandwidth	43			MHz typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}$ ; see Figure 27
Insertion Loss	-1.36			dB typ	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 1 \text{ MHz}$ ; see Figure 27
$C_S$ (Off)	22			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
$C_D$ (Off)	105			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
$C_D, C_S$ (On)	140			pF typ	$V_S = 6 \text{ V}, f = 1 \text{ MHz}$
<b>POWER REQUIREMENTS</b>					
$I_{DD}$	40			$\mu\text{A}$ typ	$V_{DD} = 13.2 \text{ V}$
	50			$\mu\text{A}$ max	Digital inputs = 0 V or $V_{DD}$
$V_{DD}$			65 9/40	V min/max	GND = 0 V, $V_{SS} = 0 \text{ V}$

<sup>1</sup> Guaranteed by design; not subject to production test.

**+36 V SINGLE SUPPLY**

$V_{DD} = 36 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted.

**Table 4.**

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range				V	
On Resistance, $R_{ON}$	10.6 12	15	17	$\Omega$ typ $\Omega$ max $\Omega$ typ	$V_S = 0 \text{ V}$ to 30 V, $I_S = -10 \text{ mA}$ ; see Figure 23 $V_{DD} = 32.4 \text{ V}$ , $V_{SS} = 0 \text{ V}$ $V_S = 0 \text{ V}$ to 30 V, $I_S = -10 \text{ mA}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.35			$\Omega$ typ	
On-Resistance Flatness, $R_{FLAT(ON)}$	0.7 2.7 3.2	0.9 3.8	1.1 4.5	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = 0 \text{ V}$ to 30 V, $I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.05$ $\pm 0.25$	$\pm 0.75$	$\pm 6$	nA typ nA max	$V_{DD} = 39.6 \text{ V}$ , $V_{SS} = 0 \text{ V}$ $V_S = 1 \text{ V}/30 \text{ V}$ , $V_D = 30 \text{ V}/1 \text{ V}$ ; see Figure 24
Drain Off Leakage, $I_D$ (Off)	$\pm 0.1$ $\pm 0.4$	$\pm 2$	$\pm 16$	nA typ nA max	$V_S = 1 \text{ V}/30 \text{ V}$ , $V_D = 30 \text{ V}/1 \text{ V}$ ; see Figure 24
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.1$ $\pm 0.4$	$\pm 2$	$\pm 16$	nA typ nA max	$V_S = V_D = 1 \text{ V}/30 \text{ V}$ ; see Figure 25
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002		$\pm 0.1$	$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{IN} = V_{GND}$ or $V_{DD}$
Digital Input Capacitance, $C_{IN}$	5			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	196 256	276	314	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 18 \text{ V}$ ; see Figure 30
$t_{ON}$ (EN)	170 214	247	273	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 18 \text{ V}$ ; see Figure 32
$t_{OFF}$ (EN)	130 172	167	176	ns typ ns max	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_S = 18 \text{ V}$ ; see Figure 32
Break-Before-Make Time Delay, $t_D$	52		13	ns typ ns min	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ $V_{S1} = V_{S2} = 18 \text{ V}$ ; see Figure 31
Charge Injection, $Q_{IN}$	280			pC typ	$V_S = 18 \text{ V}$ , $R_S = 0 \Omega$ , $C_L = 1 \text{ nF}$ ; see Figure 33
Off Isolation	-78			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 26
Channel-to-Channel Crosstalk	-58			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 28
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 1 \text{ k}\Omega$ , 18 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 29
-3 dB Bandwidth	47			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 27
Insertion Loss	-0.85			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 27
$C_S$ (Off)	18			pF typ	$V_S = 18 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ (Off)	89			pF typ	$V_S = 18 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ , $C_S$ (On)	128			pF typ	$V_S = 18 \text{ V}$ , $f = 1 \text{ MHz}$
POWER REQUIREMENTS					
$I_{DD}$	80 100		130 9/40	$\mu\text{A}$ typ $\mu\text{A}$ max V min/max	$V_{DD} = 39.6 \text{ V}$ Digital inputs = 0 V or $V_{DD}$
$V_{DD}$					GND = 0 V, $V_{SS} = 0 \text{ V}$

<sup>1</sup> Guaranteed by design; not subject to production test.

**CONTINUOUS CURRENT PER CHANNEL, S OR D**

Table 5.

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, S OR D				
V <sub>DD</sub> = +15 V, V <sub>SS</sub> = -15 V				
TSSOP ( $\theta_{JA}$ = 112.6°C/W)	165	96	49	mA max
LFCSP ( $\theta_{JA}$ = 30.4°C/W)	290	141	57	mA max
V <sub>DD</sub> = +20 V, V <sub>SS</sub> = -20 V				
TSSOP ( $\theta_{JA}$ = 112.6°C/W)	176	101	51	mA max
LFCSP ( $\theta_{JA}$ = 30.4°C/W)	282	146	58	mA max
V <sub>DD</sub> = 12 V, V <sub>SS</sub> = 0 V				
TSSOP ( $\theta_{JA}$ = 112.6°C/W)	114	72	42	mA max
LFCSP ( $\theta_{JA}$ = 30.4°C/W)	203	112	53	mA max
V <sub>DD</sub> = 36 V, V <sub>SS</sub> = 0 V				
TSSOP ( $\theta_{JA}$ = 112.6°C/W)	149	89	48	mA max
LFCSP ( $\theta_{JA}$ = 30.4°C/W)	263	133	56	mA max

## ABSOLUTE MAXIMUM RATINGS

T<sub>A</sub> = 25°C, unless otherwise noted.

**Table 6.**

Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	48 V
V <sub>DD</sub> to GND	-0.3 V to +48 V
V <sub>SS</sub> to GND	+0.3 V to -48 V
Analog Inputs <sup>1</sup>	V <sub>SS</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	V <sub>SS</sub> – 0.3 V to V <sub>DD</sub> + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx or D Pins	515 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, S or D <sup>2</sup>	Data + 15%
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ <sub>JA</sub>	
16-Lead TSSOP, θ <sub>JA</sub> Thermal Impedance (4-Layer Board)	112.6°C/W
16-Lead LFCSP, θ <sub>JA</sub> Thermal Impedance (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C

<sup>1</sup> Overvoltages at the Sx and D pins are clamped by internal diodes. Limit current to the maximum ratings given.

<sup>2</sup> See Table 5.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 2. TSSOP Pin Configuration



**NOTES**  
 1. NC = NO CONNECT.  
 2. EXPOSED PAD TIED TO SUBSTRATE, V<sub>ss</sub>.

Figure 3. LFCSP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP		
1	15	A0	Logic Control Input.
2	16	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches.
3	1	V <sub>ss</sub>	Most Negative Power Supply Potential.
4	3	S1	Source Terminal. Can be an input or an output.
5	4	S2	Source Terminal. Can be an input or an output.
6	6	D	Drain Terminal. Can be an input or an output.
7 to 9	2, 5, 7, 8, 13	NC	No Connection.
10	9	S4	Source Terminal. Can be an input or an output.
11	10	S3	Source Terminal. Can be an input or an output.
12	11	V <sub>dd</sub>	Most Positive Power Supply Potential.
13	12	GND	Ground (0 V) Reference.
14	14	A1	Logic Control Input.
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>ss</sub> .







## TRUTH TABLE

Table 8.

EN	A1	A0	S1	S2	S3	S4
0	X <sup>1</sup>	X <sup>1</sup>	Off	Off	Off	Off
1	0	0	On	Off	Off	Off
1	0	1	Off	On	Off	Off
1	1	0	Off	Off	On	Off
1	1	1	Off	Off	Off	On

<sup>1</sup> X = don't care.

## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ), Dual SupplyFigure 7.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ), Single SupplyFigure 5.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ), Dual SupplyFigure 8.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, ±15 V Dual SupplyFigure 6.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ), Single SupplyFigure 9.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, ±20 V Dual Supply




Figure 10.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures,  
12 V Single Supply




Figure 11.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures,  
36 V Single Supply




Figure 12. Leakage Currents vs. Temperature, ±15 V Dual Supply




Figure 13. Leakage Currents vs. Temperature, ±20 V Dual Supply




Figure 14. Leakage Currents vs. Temperature, 12 V Single Supply







Figure 15. Leakage Currents vs. Temperature, 36 V Single Supply




09203-019




09203-016




09203-020



09203-021



09203-022



09203-017






Figure 22. THD + N vs. Frequency, ±15 V Dual Supply

8  
9900-0102069


## TEST CIRCUITS




09203-005




09203-008




09203-006




09203-009




09203-007




09203-010




09203.011




09203.012



09203.013



09203-014



09203-015

## TERMINOLOGY

**I<sub>DD</sub>**

The positive supply current.

**I<sub>SS</sub>**

The negative supply current.

**V<sub>D</sub> (V<sub>S</sub>)**

The analog voltage on Terminal D and Terminal S.

**R<sub>ON</sub>**

The ohmic resistance between Terminal D and Terminal S.

**R<sub>FLAT(ON)</sub>**

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

**I<sub>S (Off)</sub>**

The source leakage current with the switch off.

**I<sub>D (Off)</sub>**

The drain leakage current with the switch off.

**I<sub>D, I<sub>S (On)</sub></sub>**

The channel leakage current with the switch on.

**V<sub>INL</sub>**

The maximum input voltage for Logic 0.

**V<sub>INH</sub>**

The minimum input voltage for Logic 1.

**I<sub>INL</sub> (I<sub>INH</sub>)**

The input current of the digital input.

**C<sub>S (Off)</sub>**

The off switch source capacitance, which is measured with reference to ground.

**C<sub>D (Off)</sub>**

The off switch drain capacitance, which is measured with reference to ground.

**C<sub>D, C<sub>S (On)</sub></sub>**

The on switch capacitance, which is measured with reference to ground.

**C<sub>IN</sub>**

The digital input capacitance.

**t<sub>TRANSITION</sub>**

The delay time between the 50% and 90% points of the digital input and switch-on condition when switching from one address state to another.

**t<sub>ON (EN)</sub>**

The delay between applying the digital control input and the output switching on. See Figure 32.

**t<sub>OFF (EN)</sub>**

The delay between applying the digital control input and the output switching off.

**Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Off Isolation**

A measure of unwanted signal coupling through an off switch.

**Crosstalk**

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

**Bandwidth**

The frequency at which the output is attenuated by 3 dB.

**On Response**

The frequency response of the on switch.

**Insertion Loss**

The loss due to the on resistance of the switch.

**THD + N**

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

**ACPSRR (AC Power Supply Rejection Ratio)**

The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the part's ability to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

## TRENCH ISOLATION

In the ADG5404, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction-isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon-controlled rectifier (SCR) type circuit is formed by the two transistors, causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.




Figure 34. Trench Isolation


09203-004

## APPLICATIONS INFORMATION

The ADG54xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The ADG5404 high voltage multiplexer allows

single-supply operation from 9 V to 40 V and dual-supply operation from  $\pm 9$  V to  $\pm 22$  V. The ADG5404, as well as three other ADG54xx family members, [ADG5412/ADG5413](#) and [ADG5436](#), achieve an 8 kV human body model ESD rating that provides a robust solution and eliminates the need for separate protection circuitry designs in some applications.

## OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 35. 14-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-14)

Dimensions shown in millimeters

061908-A



COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 36. 16-Lead Lead Frame Chip Scale Package [LFCSP]

4 mm × 4 mm Body and 0.75 mm Package Height

(CP-16-17)

Dimensions shown in millimeters

08-16-2010-C

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG5404BRUZ	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG5404BRUZ-REEL7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG5404BCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17

<sup>1</sup> Z = RoHS Compliant Part.